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Abstract 
High po\yer factor AC-DC rectifier have gained a lot of attentIon due to demanding. 
international regulation . The International harmoni . tandard . i . I 6 1 000->_ and 
E T 6 1 000-3-2 require 10\\ harmoni content of the mall1 lme urrent. or m ther \yords. 
high power factor. Also. new market initiati\ e  0 PLC mitiatn e. r ulr� 
high efficiency of the power upply. Th e tandard' �pe if)' th line 'urrent 
harmonics ' limit depending on load and application. 
In this research, a new converter with high power factor and high fticlenc) . 
operating in di continuou capacitor voltage mode (DC\' I) - 1 inve tigated targetmg 
personal computers (PC) and server application . To the be t of our knO\\ I dge. thl i. the 
first published bridgeless topology operating in DC 1. 
To ensure high efficiency. the bridgele rectifier topology i modi fied b liminating 
two diodes and replacing them with two unidirectional wit he . On th other hand. the 
DCVM has the advantages of no need for high frequency input tIlter, oft tum-off 
switching low switch current stress and high efficiency at low loads. 
A comparison between full bridge DCVM buck pov,ler factor corr tion (PF ) 
converter and the proposed topology is presented. The propo ed topology found to have 
higher efficiency than that of the full bridge DCVM buck PFC converter, and Ie THD. 
Hence, the power factor has been significantly impro ed. The compari on i ummarized 
and tabulated in chapter five. 
Design procedure, simulation and measurements are in chapter five. imulation 
results are presented to demonstrate the topology's performance. Orcad PSpice oftware 
has been used to simulate the proposed topology. Measurements are pre ented to veri fy 
the theoretical analysis and the simulation findings. The hannonics at the input current 
are also compared with the IEC 6 1 000-3-2 hannonic standard value . A step by tep 
design procedure for the converter has been developed at any operating point over 
universal l ine input voltage (90-265Vnns). Small signal analysis and bode plots for the 
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Due to the extraordinary increa e in the u e of uch non-linear loads international 
tandard uch a lEC 6 1 000-3-2 CIa 0 and E 6 1 000-3-2 [ 1 ,  2, 6, 7] were 
intr duced to limit the harmonic induced by non-l inear loads in the AC sy tern. The e 
tandard require that the harmonics contents of the non-linear equipment connected to 
mam tay below certain limit . High quality recti fiers shall comply with the harmonics' 
international tandard for electronic equipment, i .e. personal computers PC-monitors 
and televi ion recei er . 
1 .2 I nternational Line Current H armonics Standards 
Power electronic devices u ed in personal computers PC monitors, TV receivers, 
etc. are provided with rectifiers to convert the AC to DC. Rectifiers generate current 
hannonics and pol lute the power quality, and result in a low power factor. Therefore, 
international standards, i .e. lEC 6 1 000-3 -2 and EN 6 1 000-3-2 were introduced to l imit 
the harmonics induced by non-l inear loads in the AC system and to minimize power 
pol lution [ 1 -2 ] . 
1 .2 . 1 Classification a n d  L imi ts 
There are four different classes in the EN 6 1 000-3-2 and in the l EC 6 1 000-3-2 that 
have different limit values : 
Class A : Balanced 3-phase equipment, 
Household appliances excluding equipment identified as class D, 
Tools, excluding portable tools, 
Dimmers for incandescent lamps, 
Audio equipment, 
Everything else that is not classified as B, C or D . 
Class B : Portable tools, 
Arc welding equipment which is not professional equipment 




1 . 1  Background 
The continuou development in the electronic device te hnolog)' ha_ �ome 
drawbacks such a distorting the AC line current with harmoni content Power 
electronic devices uch as AC DC converter are nonl inear load that are \\ idel) u ed 
in personal computers, PC monitor . television receiver , printer . lapt p and 'el lu lar 
phone that generate harmonics in the AC line current [ 1 ] . Fig. l . 1  how m f th 
linear and non-l inear sources of distortion and harmonic current , which are fed from 
AC supply with a line impedance ZL. The re ultant A y tem current wil l be di tort d. 
This non-sinusoidal current ha a lot of harmonic that negatively affect on the 1 1 11 ar 
loads, such as home appliances refrigerators, washing machines and air condit ioner . 
Hence, linear loads suffer from poor performance, greater thermal los e lower p w r 
factor and l ife degradation. Also the system oltage wa eforms will be defonned and 
certain power system protection elements may malfunction [ 1 - 5 ] . 
I 
Nonlinear loads Linear loads 
Fig. 1 . 1 :  Sources of distortion and harmonic currents. 
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need Ie energy to upply the computer sy tern with the arne power. All five 
tandards are defined in Table 2 [9] 
Table 2: 80 PLUS initiative standards [9]. 
80 PLUS Test Type 1 1 5V Internal Non- Red undant 230V I nternal Redundant 
Fraction of Rated Load 20% 50% 1 00% 20% 
50% 1 00% 
o PL IS Standard 80% 80% 80% Not Defined 
80 PLUS Bronze 82% 85% 82% 8 1 % 85% 8 1 % 
80 PLUS Sil er 85% 88% 85% 85% 89% 85% 
80 PLUS Gold 87% 90% 87% 88% 92% 88% 
80 PLUS Platinum 90% 92% 89% 90% 94% 9 1% 
The initiabve was involved in the adoption by the environmental protection agency 
(EPA) of the Energy Star 4.0 computer specification, as wel l as in the European Code 
of Conduct (CoC) document [ 1 0] . Energy Star rated computers must now include the 
80 PLUS power supplies (or equivalent) . 80 PLUS succeeded also in involving two of 
the largest computer equipment manufacturers, Dell and HP. These two companies 
claimed rebates for 1 0,276 units shipped in December of 2007 alone. [ 1 1 ]  
In order to allow consumers to know which power supplies are most efficien t, 
manufacturers are using stickers with 80 PLUS logo colored as per the efficiency level 
certification. As shown in Table 2 and Fig. 1 .2 . 
80 80 80 
PLUS 
I�J'llml. 
Fig. 1 .2 : 80 PLUS categorized stickers. [9] 
7 
Class D: Per onal computer and per onal �omputer monitor-. radio. or T\' 
recen er 
. 'ote: Equipment mu t haye an input po\\ er le\'e1 a fol low : �:\Y � P � 600\Y 
The topic "Operation of rectifier \\ith high power factor and 10\\ line current 
distortion" has become a yery a tive area of re-ear h to a hie\ e th internat ional 
standards i .e. lEC 6 1 000-3 -2 CIa s D requirement . 
Table 1 shows the maximum pemu ible harmoni urrent level and a gUldehn to 
the E 6 1 000-3 -2 tandard regarding reducing harmonic current emi ion . [ 1 -2 ] 
Table 1 :  Limits of maximum penni ible harmonic current level of cIa D equipment 
(E 6 1 000-3-2 Standard) [2] . 
Maximum Maximum pennis ible onnal ized Harmonic order permissible harmonic hannonic current Compon nt current per watt 
N mAIW A (%) 
1 3 .69 1 
3 3 .4 2 .3 0.62 
5 1 .9 1 . 1 4  0.3 1 
7 I 0.77 0.2 1 
9 0.5 0.4 0. 1 1  
1 1  0.35 0.33 0.09 
1 3  :s n :S  39 
(Odd harmonics 3 .85/n 0.23 * ( 8/n) 
only) 
1 .3 80 P L US and Other I n itiatives 
A new market initiative, the 80 PLUS Initiative, calls for high efficiency con erters. 
Saving energy is already a critical task in many parts of the world and started to 
become an issue. Computer systems are demanding more power than before which can 
be credited to factors like faster video cards or processors, larger hard drives and other 
components that raise the power consumption of a computer [8 ] . 
80 Plus initiative now certifies power supply units with energy efficiency of 80% or 
more and true power factor of 0.9 and more. This means that these power supply units 
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Dis/ort ion Factor = ( 1 J �l + (THD)2 
100% 
95% 
.... E 90% (,) '" '-c:: 85% 0 ..... .... E 80% .� Q 
75% 
70% 
0% 20% 40% 60% 80% 100% 120% 
THD 
Fig. 1 .3 :  Distortion factor vs. total harmonic distortion [3 ) . 
1 .S Obj ectives a n d  Thesis Outl ine 
( 1 .4 ) 
The main objective of this research is to design and analyze a bridgeless buck 
topology converter with High Power Factor & High Efficiency operating at 
universal- l ine voltage ranges (90-265Vrms). The objective was divided into a 
number of tasks as shown below: 
a) Analyze and review published l iterature for related application. 
b) Identify a new topology to improve power factor and efficiency. And 
verifying the principle of operation to achieve the expectation of higher 
efficiency and higher power factor. 
c) Compare new topology to existing published ones. 
d) Identify operating point based on the appl ication of interest . 
e) Verify equations using simulation "using Orcad PSpice software" . 
f) Compare the harmonics of the AC line current with IEC 6 1 000-3-2 
standard. 
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1 .4 H a rmonic of the I n put  -Voltage 
Harmoruc of line current are expre ed a a fun tion of \\ er fa tor. PO\\ er f 'tor 
is a product of tv;o term . The fIr t term i the distortlO/l fa lor. which i.: th ratio of the 
R.,.\I1S \ alue of the fundamental component to the total R.\1 \·alu of th current. [ .., ]  
I 
D ·  . F 2 l tortlO12 actor = -----;====== 
'" I 2 1 2  + L-" \ 0 n= 1 2 
( 1 . 1  ) 
Where 1/ i the RMS value of the fundamental component. 10 I the DC c mponent 
and In is the nill component of the input current . 
The other term is the displacement jactor, which occur due to load d}l1ami and 
reactive components, co (<p, - 8, ) term, assuming an ideal inusoidal input . [3 ] 
Power Factor = , 
102 + t In­
n=1 2 
(cos(<p, - 8, )) 
(Distortion Factor) (Displacement Factor) 
( 1 .2 ) 
Where <P, and 8/ are the phase angles of the AC input voltage and the AC input 
current respectively. As a rule of thumb, low total harmonic distortion (THD) for a pure 
sinusoidal current means a high power factor. Fig. 1 .3 shows the relation between the 
distortion factor versus THD [3 ] . 
THD is known as the ratio of the RMS value of the waveform but e eluding the 
fundamental, to the RMS fundamental magnitude. When there is no D , thi s can be 
written as shown in eg. ( 1 . 3 ), 
( 1 .3 ) 
The relation between THD and the distortion factor i s shown in the comparison of 




Mo t of the electronic devices e.g. computers, telecom, and networking equipment 
at different load level require DC power which are obtained using AC-to-DC rectifiers 
[ 1 0) . ince the output voltage of the pa si ve rectifiers contains high amount of 
harmonics low pa s filters are used at the load side of the rectifier to minimize the 
voltage ripple. However, the power density is reduced. PFC rectifiers address this issue. 
In tm chapter, different types of pa sive and active rectifier topologies are 
pre ented. In addition, a literature review for full bridge and bridgeless topologies is 
discussed. Comparison between DCVM and DICM is shown. 
2 . 1 Passive Rectifiers 
Pa i e PFC circuits can achieve high power factor without losses and with high 
efficiency; however, these circuits put more stress on the semiconductor components. 
Moreover, the volume of the rectification circuitry is greater, in other words, the power 
density is reduced so the system cost increases [6, 2 1 -26] . 
2 . 1 . 1  Passive Fu l l  B ridge Rectifier Without  Fi lter  
Ful l bridge rectifier or conventional bridge rectifier, shown in Fig. 2 . 1 ,  is the most 
basic rectifier used to compensate for the line current harmonics. The diode bridge 
connects the capacitor to the AC source when the voltage is near the peak, resulting in 
an abridged sinusoidal shaped input l ine current waveform for about 1 to 2 ms every 
half cycle [23 ] as shown in Fig. 2 .2 . To minimize the output current ripple, the 
capaci tor Co is large enough. 
1 1  
g) Compare the effiClen y of the propo_ d topolo� \Ylth a full bndg UL -
PFC com:erter operating in DC\ �1 [ l. � ] . at dIfferent uni\ cal A 1m 
voltage . 
h) et a design procedure for electmg the propo ed topology 'omp n nL' 
i ) Small ignal model for the propo ed topology. 
j )  Test the topology experimentally in order to \ rify the theoret Ical anal y 'i' 
and the PSpice imulatlOn re ult . 
1 .6 Applications of the Proposed Topology 
The proposed topology i a high power factor and a high effici n J com erter 
that can operate at universal-l ine voltage range (90-265 rm ).  ince it i targeting 
the international harmonics ' standards. i .e. IEC 6 1 000-3-2 and E 6 1 000-3 -2 \\ hi h 
require the harmonic contents of the equipment connected to the main . b under a 
specified limit . The applications of this proposed topology can be: 
o Power supply units for servers, laptops and PC appl ication with energy 
efficiency complying with 80 PLUS initiative. 
o TV monitors, TV receivers. 
o All low DC voltage applications that require high power factor & high 
efficiency power suppl ies with minimum THD. 
o Typical loads between 75W and 600W. [ 1 , 2 , 1 2- 1 4] 









Fig. 2 . 3 : Pa sive full bridge rectifier topology (With fi lter) . 
v 
.--
30ms 35ms 40ms 45ms 50ms 55ms 
Fig. 2 .4 : Voltage & current waveforms for passive full bridge 
rectifier. (With filter) 
60ms 
As a result, the power factor and THD are· sl ightly improved, but sti l l not satisfying 
lEC standards. One of the methods used to compensate for the drawbacks of the 
passive approach is to use active PFC rectifiers. 
2 .2 Active Rectifiers 
Active PFC circuits achieve unity power factor in low voltage appl ications. 
However, the conduction and switching losses are considered to be high in heavy loads 
[27] . They are used to enhance the overall performance of the rectifier circuit in 
comparison to the passive approach [28-3 8 ] . 







Fig. 2 . 1 :  Pa ive full bridge rectifier topology (Without filt r). 
35ms 40ms 45ms 50m 55ms 60m 
Fig. 2 .2 : Voltages & current waveforms for passive full bridge recti fier (Without Filter) 
The distorted nature of the input AC l ine current in the full bridge recti fier i 
creating potential problems for the AC voltage supply, which affects the pow r factor 
dramatical l y. The passive full bridge rectifiers (without fi lters) do not atisfy the 
harmonics' standards lEC 6 1 000-3-2 (Class D) due to the low power factor and low 
efficiency as wel l . Therefore, researchers work to improve this factor. 
2.1.2 Passive Fu l l  Bridge Rectifier With Filter 
In order to improve the harmonic content of the line current of the passive full 
bridge rectifier Full bridge rectifier with a filter is used . An inductor in eries with the 
voltage source is added, as shown in Fig. 2 . 3 . The input current and the input voltage 
are shown in Fig. 2.4. 
1 2  
D VM can be achieved in topologies with two inductor that emulate po itive and 
negative current ources needed to charge and discharge the capacitor. To obtain 
De , the inductor mu t have large enough inductance 0 that the current through 
them can be con idered con tant during one switching cycle, and the input capacitor 
mu t have low enough capacitance so it can be discharged before the beginning of a 
nevI switching cycle [38 ] . 
Fig. 2.6 how a full bridge Cuk convertor operating at DCVM and DIeM. 
+ 
+ 
Fig. 2 .6 : Full bridge Cuk convertor operating at DCVM and DIeM [6, 20] . 
However, a lot of work has been perfonned on DCVM with full bridge rectifier 
circuits which improved the power factor over the DICM bridge PFC circuits in some 
applications and in certain conditions, stil l the efficiency did not improve [ 1 6-28 ] . 
Full bridge rectifiers have low efficiency comparing to the bridgeless rectifiers. 
There are four diodes conducting in the full bridge rectifiers, hence, the losses are 
higher considering the forward voltage drop Vdj of the diodes. The current flowing in 
each of the bridge diodes is calculated by, 
[ Pout Bridge = " V In _nn5 (2 . 1 )  
The power dissipated ( losses) in the bridge rectifier diodes is expressed as fol lows, 
v Pout PBridge )osses = 4 Vdf [Bridge = 4 df " V .  tn yeak (2 .2) 
Assuming that a universal input voltage Vin = 1 20 Vrrns, and the diode forward 
voltage drop Vdj= 1 V. Then, the power dissipation in the bridge rectifier is presented as, 
1 5  
2 .2 . 1  Full  Bridge PFC Rectifier 
Full Bridge rectifier have a relatively low effi lency du to th numb r of .'1 1 1 ' L  n 
component in the current path of each tage [6. 2 1 -26] . For e ample. the full bndge 
boost rectifier ho\',;n in Fig. 2.5 \yhere the urrent tlo\\ through thr \\ r 
semiconductor witche during each witching yc1e. When the , \\1 t h Q I.' tum�d on. 
the current flow through two rectifier bndge diode D I and D-I and th po\\"er \\ Hch Q. 
While it flow through two rectifier bridge diode D2 and D.'! and the output diode D 
during the switch Q is turned off. The forward \ oltage drop aero the bridge dl d 





Fig. 2 .5 : Full bridge boost PFC topology [4] . 
2.2 .2  Ful l  Bridge P FC Rectifier with D ICM and DCVM Operations 
In efforts of impro ing the power factor, further studies have been conducted on the 
discontinuous inductor clJ.rrent mode (DICM) and discontinuous capacitor oltage 
mode (DCVM) operations with full bridge PFC circuits for low power appl ications. 
The power factor was improved. However, efficiency was stil l lower than required . [26, 
39-40] 
DICM occurs when the current through the inductor L is completely di charged to 
zero before the beginning of a new switching cycle. While DCVM occurs when the 
capacitor C is completely discharged to zero before the beginning of a new switching 
cycle. As a result, the voltage across the capacitor in DCVM varies in a simi lar way as 
the current through an inductor in DICM. Inherent PFC properties are obtained in 
DCVM [3 ] . DCVM can be con idered as dual of DICM [38 ] . 
1 4 
2 .2 .3 Bridgele PFC Rectifier 
In a bridgele recti fier. the number of diodes conducting at any instant of time is 
reduced. It i characterized by high efficiency due to the reduced forward and backward 
drop vol tage and line 10 es through the components, in addition to the high power 
den ity [9, 1 6, 2  , 4 1 ] . 
The bridgele PF circuit lmproves efficiency, reduces co ts, and enables 
impi icity and high performance. A a result , it has gained popularity as a rugh­
efficiency AC-DC rectifier compared to the full bridge PFC rectifier [4, 1 6, 1 8, 28 ] . 
Fig. 2 .9 to Fig. 2 . 1 1  how, respectively, the topologies of the bridgeless boost 
PFC, bridgele s buck PFC, and bridgeless Cuk PFC converters. 
+ 
+ 
Fig. 2.9 : Bridgeless boost PFC converter topology [28 , 3 1 ] . 
L J  
DJ D3 + VJ 
+ 






Fig. 2 . 1 0: Bridgeless buck PFC converter topology [29] . 
1 7  
PBndge _losses = 4 Vdf IBndge = 4 (1) t· � = (2.35 %) � = (2.35 %) Pm (2 .:  '1 120 . 2  " 
s a conclusion. ince the bridgele re tifier ontain two d\Ode� onl � . th n their 
power los 1 almo t half of that of the full bndge re hfier . 
A full bridge buck PFC converter operating in DCYM [ 1 : ] I hown in Fig. _ . .  
The switch operates all over the l ine cycle. which mean that the wit h urrent tr _ 





Fig. 2 .7 :  Full bridge buck PFC converter operating in DCVM [ 1 5] . 
While the modified Sheppard-Taylor converter topology [ 1 8] , ho\ n in Fig. 2 . , 
consists of a relatively big number of component . Which implies that the efficiency 
will not be high enough. Moreover the voltage tresses across the capacitor C and th 
switches are considered to be high. Also, the current stress through the switch is very 
high. 
L J  Switching Network Cell iD4 � ... - - - - - - - - I � 
DJ D4 �iCt> 
v'l 
+ 
Vi" t\; + VJ L2 Co Vo RL 
t i2 
- - - - - - - -
Fig. 2 .8 : Modified Sheppard-Taylor converter topology [ 1 8] 
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2 .4 Compari  on of  DCVM and D I C M  
compari on between DCVM and DICM is il lustrated in Table 3 [6 1 5- 1 7, 20, 
25 , 2 29, 35 ) . 
T bl 3 a e ompanson b etween DCVM d DICM an 
DICM DCVM 
Voltage tre Low High at the active switch and output diode which affecting the efficiency. 
Current Stre High current tress and heavy Low conduction loss. 
Large. Provides di continuous input Low. Provides continuous input 
AC line current, with tougher requirements current . As a result, no high frequency 
current ripple for the input filters, leading to input fil ter is required. 
lowering the power factor. 
Switching Soft tum-on Soft tum-off 
characteristic 
Switches IGBT or MOSFET IGBT 
The l ighter the load " higher load The higher the load "smal ler load 
Loading resistance", the higher 1.11 power resistance" the deeper the converter 
characteri tic factor. operates in DCVM, and the higher in 
power factor. 
Applications Low cun"ent, high voltage. Low voltage, hib current. 
2 .5  S u mm a ry of Key Points 
This chapter presented a detailed literature review for active and passive AC-DC 
rectifiers. A comparison between AC-DC rectifiers in DCVM and DICM has been 
presented. 
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D Col 01 
Fig. 2 . 1 1 : Bridgeless Cuk: PFC converter topolog) [� 1 ] . 
Up to this stage, no studies have been conducted on the bridgele PFC com ert r 
operating in DCVM. In the proposed topology, a bridgeles PFC circuit i u ed with 
DCVM. The DCVM improved the power factor, and the bridgele circuit nhan cd the 
efficiency. Suitable LC filters are added to the input of a buck converter whi h fore d 
the converter into DCVM operation. As a re ult the AC line current ontain less 
harmonics and lower THD [ 1 5- 1 9] . 
2 .3 DCVM Advantages 
DCVM and DICM have inherent power factor correction properties. Ho\> e er, 
DCVM has some advantages over D ICM, beside the fact that DC M i 
characterized by a high power factor and low THD in the input current : 
o The active switches QI and Q} are turned-off at zero-voltage. A a re ult, the 
losses due to the tum-off switching are considerably reduced [ 1 6, 28] . 
o The output diode Do i s turned-on .at zero-voltage. Therefore, the losse due to 
turning-on the output diode are significantly decreased [6] . 
o No high frequency input filter is required due to the continuous input current 
that can be obtained with converters operating in DCVM [28] . 
o Low switching current stresses, hence, the conduction loss is minimized [6, 1 2, 
28] . 
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[6) The topology ha a common output tage with an LC fi lter imi lar to buck converter. 
The ne\\ bridgele D circuit con erts the input AC to a stepped-down DC in one 
tage, and reduce the tage of converting C to DC. 
AC Stepped Do\\ n C DC 
Fig. 3 .2 : Block diagram for the bridgeJess DCVM buck-converter. 
For ome appl ication , additional DC-DC stage is required as shown in Fig. 3 . 3 . 
AC AC/DC Stepped Down DC/DC 
Fig. 3 . 3 : Block diagram for the full bridge PFC. 
3.2 Symmetry of Operation 
The topology operates in symmetry during the positive and negative half-l ine cycles. 
During positive half-l ine cycle, the components L1-C1-QI-Lo-Do are active through 
diode Dp, which connects the input AC source to the output. As shown in Fig. 3 .4 
Lo 
DQ I  . ..... lLo + 
L )  Q 1  + 
Do C o Vo Ri-
+ 
C )  
Fig. 3 .4 : Proposed topology during the positive half-cycle. 
During the negative half-l ine cycle, the components LrCrQrLo-Do are active 
through diode Dn which connects the input AC source to the output, as shown in Fig. 
3 . 5 . 
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Chapter 3 
Proposed Topology Analysis 
In till chapter. the propo ed buck conYerter topology operating In DC\,\ l 1':­
analyzed. Closed form equation of the gain a a function of the ontrol �1gnaL 
components ' stresses. small signal model and conYerter con traint are deriy d. 
3. 1 Propo ed Topology 




' Lo + 
v 
Fig. 3 . 1 :  Bridgeless high power factor buck-converter operating in DCVM. 
The bridgeless rectifier, shown in Fig. 3 . 1  util izes two power switches (QI and Q2) . 
These power switches can be driven by the same control signal, which significantly 
simplifies the control and gating circuitry. Compared to the ful l bridge DCVM buck 
topology [ 1 6, 1 7] , the structure of the topology uti l izes one additional inductor and one 
capacitor. The additional components are added to improve the PFC step down 
capabi l ity in both positive and negative paths of the line cycle. The additional 
components are often described as a disadvantage in terms of size and cost. However, a 
better thermal performance is achieved with the two inductors compared to a singJe 
inductor. In addition, the continuous current is achieved without additional input fi lter. 
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3.4. 1 Fir t tage 
Thl tage tart \.vhen the witch Q, i turned on \. hen (0 � t � D,Ts). The witch 
current iQ' i equal to the output inductor Lo current i2. In this tage, the input capacitor 
, di charge at a rate of the difference between the input inductor' s current i, and the 
output inductor' current i2. During this tage the diode Do is re erse-biased by the 
vol tag acros the capacitor C,. This stage ends when the current through the input 
capacitor C, decrea e to zero at t = D,Ts. 
LI ( I i  Q 72 L" rx�� __ ,-__ �L �.-4�I ��� 
�ico + 
COT Vo � R[ 
L-____ --' _______ t i Do = 0 
___ r 
Fig. 3 .6 : Equivalent circuit during first stage, (0  :s t � D, Ts). 
The switch current can be expressed as: 
iQI = iLo = 12 
The input capacitor charging current can be expressed as: 
iCi = il - iQI = 11 - 12 
( 3 . 1 )  
(3 .2 ) 
For a buck converter h > I" hence, the rate of change of the input capacitor voltage 
is negati e. This stage ends when the voltage across the input capacitor decreases until 
it reaches zero, as shown in Fig. 3 .7 . 
DI Ts D Ts Ts t 
Fig. 3 .7 : Voltage across the input capacitor C, during switching-cycle with DCVM. 
From Fig. 3 .7, the fol lowing equations can be extracted, 
dv( = II - 12 
dt CI 
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( 3 . 3 ) 
D C 
-r-
C ..,  
Fig. 3 . 5 : Proposed topology during the negati e half-cycle. 
3.3 Assumptions of Analysis 
The assumptions considered in the analysis of the proposed topolog are: 
1 .  All components used are assumed to be los Ie s. 
2 . The converter is operating at a steady- tate condition. 
3 . The input voltage i s assumed to be purely sinusoidal . 
4. The inductors L, and L2 are assumed to be large enough such that th cUlTeot 
through them can be con idered constant over one witching cycle. The current 
that flows through the output inductor Lo is considered to be con tant oot oly 
during one switching cycle but also during one half cycle of the line frequency 
5. The output capacitor Co is assumed to be large enough such that the output 
voltage Vo can be considered constant not only during one switching cycle but 
also during one half cycle of the line frequency. 
6. The input capacitors C, and C2 are assumed to have low enough capacitance 
values to operate in DCVM over a switching cycle. 
3.4 Principles of Operation 
The converter is analyzed only during the positive half- l ine cycle because of the 
symmetry of operation during both positive and negative half line cycles. The operation 
in DCVM during the positive half-l ine cycle is divided into three distinct operating 
stages during one switching period Ts as fol lows: 
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The analytIcal equation explaining this interval are presented by: 
1 '( I (t )  = 0 
The length of thi interval i expressed as: 
[2 = D2 Ts = (D - DJTs 
( 3 . 1 0) 
(3 . 1 1 )  
(3 . 1 2) 
Thi tage end with the witch Q, turned off at the time DT,. The output diode Do 
is turned-on at zero-voltage. Therefore, the switching losses of turning-on the output 
diode are zero. 
3 .4.3 Third Stage 
In this stage (DT, :s f :S  Ts), witch Q, is turned off, as shown in Fig. 3 .9 . The input 
capacitor C, is charged by the input current if . Hence, the input capacitor voltage Vel 
i ncreases linearly and reaches to the maximum value at V O f at the end of the switching 
cycle Ts. L I QI Lo l� 10 � --+ 
II �ic , --+ �ico iQJ = 0 + 
VI CI VCI Do Co Vo RL jiDo 
Fig. 3 .9 : Equivalent circuit during third stage, (DTs :S t :S Ts). 
The input capacitor is charged by the input current : 
(3 . 1 3 )  
From Fig. 3 .9 the fol lowing equations are extracted, 
The slope of the rate of change of the input capacitor voltage is positive, and the 
capacitor voltage increases in this period unti l it reaches its maximum value at VCM , as 
shown in Fig. 3 .7 . 
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\\'here T ! < T "I and II < h The anal )11cal equation_ xplaining thL lOt r. 1 ill" 
presented by: 
( )  
(I, - 1, ) r " vel t = - t T  (:\1 (_, A  
C, 
The length of this interval can be derived as: 
ill - D T _ C, T�,�, , - I .\ - 12 - I, 
The peak voltage of the input capacitor rrClf i calculated by: 
3.4.2 Second Stage 
(3 6) 
( 3 . 7 )  
In this stage, switch QI is sti l l turned on. a shown in Fig. 3 . , and DI T� :s t :::: D T�. 
As the input capacitor voltage is completely discharged by the end of the previou tage 
(VCI = 0), the switch current iQI is equal to the input current il . The output diode Do i 
forward-biased with a current equals to the difference between input inductor current il 
and output current 10, 
L I iQI Q\ i, Ln 10 � � ---+ 
II �i( () 
+ 
VI Vel = 0 Do Cn Vo RL 
tiDo 
Fig. 3 . 8 : Equivalent circuit during second stage, (DI Ts ::S  t :S D Ts) .  
The input capacitor is completely discharged : 
iCI = 0 
The switch current can be expressed as :  
il = iQI = i2 
(3 . 8 ) 
(3 .9) 
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Fig. 3 . 1 0 : Theoretical characteristic wavefonns in DCVM. 
3.5  I n p u t  Capacitor Voltage 
The voltage of the input capacitor vc Ct) can be defined by SUbstituting eqs. (3 .4), (3 . 1 0), 
(3 . 1 5 ) and (3 . 1 8 ) as fol lows: 
_1 [II (1 -D )Ts + (II - IJd CI 
vC1 (t ) = 0, 
� (l-DT ) C S '  I 
( 3 .20) 
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d v I = 
The analytical equations explaining thi interval are pre nt d by: 
I 
�'CI (t ) = - (t - DT ) C1 
The length of this interval is expressed by: 
The peak voltage of the input capacitor �rc\1 is reached at the end of the cycle Ts, 
The derivation is shown in Appendix C. l 
Equal izing eq. (3 .7 ) and eq. (3 . 1 8) yields to: 
.:' . ( 4) 
(3 1. :- ) 
(3 . 1 6) 
(3 . 1 ) 
(3 . 1  ) 
( 3 . 1 9) 
The active switches QI and Q2 are turned-off softly at zero-voltage. Hence, the turn­
off switching losses are considerably equal to zero. Also, EMI is reduced due to oft 
turning 0 ff. 
Theoretical waveforms over one switching cycle Ts during the po itive half-cycle of 
the input voltage is hown in Fig. 3 . 1 0. 
These waveforms represent the behavior of topology components during the 
operation. The voltage waveforms across the output diode VDo and the switch VQI show 
expected voltage stress on these components, which are useful in the design stage in 
selecting the components. Also, these waveforms il l ustrate the switch zero-voltage oft 
turning-off and the zero-voltage output diode turning-on. 
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Wh n the converter operates at CCYM, an additional DC component appears in the 
input capacitor voltage \'CI due to the capacitor current iCI .  Hence, the a erage input 
capacitor voltage "c and the average capacitor current iCI during CCVM is presented 
a : 
V 
(1' (/ )'\ = V = � = V ( I I (! D III 
The deri ation i hown in Appendix C.3 
(3 .26) 
(3 .27) 
On the other hand, the input capacitor voltage/current during DCVM can be 
represented as fol lows : 
T '  = � = �:11 
( I D D'+ D 1 1 
The derivation is shown in Appendix CA 
(3 .28) 
(3 .29) 
The boundary condition between CCVM and DCVM occurs when the duty cycle D 
and the normalized discharge time D I are equal, as per Fig. 3 . 7 . The input capacitor 
voltage VCI is reflected at the input and the output terminals of the switching network as 
per eq. (3 .28). 
An averaged steady-state CCVM and DCVM model is shown in Fig. 3 . 1 2 . When 
the converter is working in the DCVM operation, the charging current (ic (t )) through 
the input capacitor Cl is zero over one switching cycle. Hence, the input capacitor 
voltage VCI is zero to, the dependent voltage-sources of Fig. 3 . 1 2  are deactivated (short 
circuited) . Also since the charging current of the input capacitor is zero, the upper 
independent current-sources along with the capacitor are deactivated (open circuited) . 
This is converting the DCVM and CCVM equivalent circuit of Fig. 3 . 1 2  to the DCVM 
equivalent circuit of Fig. 3 . 1 1 .  
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3.6 Averaged Input  and Output Yo ltaoe 
The circuit hown in Fig. 3 .-+ can be repre nted u mg an a\" rag d 't ad� -, tate 
model ( low-frequency model . a hown in Fig. " . 1 1 .  The Lllput voltage \ (0 and output 
voltage \'2(t) ha\ e been averaged over one \\'itching y Ie Is. 
( V' J  ( I ) D AI = T� = 12 = D'+ D, ( 3 . 2 1 )  
Vtn equals Vc over a witching cycle a hown in Fig. 3 . .  
Vm = � = � D, J'e.\-/ +kDJ T�\I ( _1 . _2 )  
(V2 (t)) = V2 = 2
/� Ts D'D, ( 3 . 25 ) 
1 
The derivation is shown in Appendix C.2 
3. 7 Averaged Large-Sign al  Model for DCV1\-- l & CCVl\I 
The steady-state averaged DCVM model, shown in Fig. 3 . 1 1 . ha replaced the 
switching network of the proposed topology of Fig. 3 .4 by two oJ tage-dependent 
sources which is valid for DCVM only. Moreover, it is possible also to get a complete 
model valid for DCVM and continuous capacitor voltage mode (CCVM). [ 1 6  9] 
v'1I 
L L 1, 1 v -
��� rX1��-=·T-----� 
Fig. 3 . 1 1 :  Large-signal averaged DCVM model ( Low-Frequency Model ). 
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When the con erter operate at CCVM, an additional DC component appear in the 
input capacitor oltage )'CI due to the capacitor current iel. Hence, the average input 
apacitor voltage Ve and the average capacitor current leI during CCVM is presented 
a : 
(V (I )) = V = v�) = V ( I ( I  D /11 
The deri ation i hown in Appendix C.3 
(3 .26) 
(3 .27) 
On the other hand, the input capacitor voltage/current during DCVM can be 
represented as fol lows : 




( I D D'+ D I I 
The derivation is shown in Appendix CA 
(3 .28) 
(3 .29) 
The boundary condition between CCVM and DCVM occurs when the duty cycle D 
and the normalized discharge time D I are equal, as per Fig. 3 . 7 . The input capaci tor 
voltage VCI is reflected at the input and the output terminals of the switching network as 
per eq . (3 . 28). 
An averaged steady-state CCVM and DCVM model is shown in Fig. 3 . 1 2 . When 
the converter is working in the DCVM operation, the charging current (ieV)) through 
the input capacitor CI is zero over one switching cycle. Hence, the input capacitor 
voltage VCI is zero to, the dependent voltage-sources of Fig. 3 . 1 2  are deactivated (short 
circuited). Also since the charging current of the input capacitor is zero, the upper 
independent current-sources along with the capacitor are deactivated (open circuited). 
This is converting the DCVM and CCVM equivalent circuit of Fig. 3 . 1 2  to the DCVM 
equivalent circuit of Fig. 3 . 1 1 .  
29 
3.6 Ave raged In put  and Output  Yoltage 
The circuit ho\vn in Fig. " .4 can b repre ented U�lDg an :l\ erag d -tead) <t.:It � 
model (lO\v-frequency model ) . a hown in Fig. -. . 1 1 .  The input \ oltage \ (I) and lutpUl 
voltage V2(t) have been averaged over one witching }de Ts. 
"1 - r v; J - (�) - DI J T� - 1� - D'+ D 
Vin equals Vc over a witching cycle as hown in Fig. 3 . , 
�n = � = k DI T Tn! + k D3 J � �! 
(VI (t )) = T �  = 2�1 T, D' (D'+DI )  
(V2 (t )) = V2 = 2
1� TS D'DI 
I 
The derivation is shown in Appendix C.2 
3.7 Averaged Large-Sign al  M odel for DCVM & CCVl\1 
( .22) 
( -. ? '"' )  .- -' 
(. .24) 
The steady-state averaged DCVM model shown in Fig. 3 . 1 1 ,  has replaced the 
switching network of the proposed topology of Fig. 3 .4 by two voltage-dependent 
sources which is valid for DCVM only. Moreover, it is possible also to get a complete 
model valid for DCVM and continuous capacitor voltage mode (CCYM). [ 1 6, 9] 
v;" 
L) Lo 12 
"'''''''"' --+ 
Fig. 3 . 1 1 :  Large-signal averaged DCYM model ( Low-Frequency Model ) . 
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Taking into account that the input voltage Vin is a inu oidal function. When Vo « 
VIII ' then the effecti e input resi tance RI-eff will be constant during the line period . 
Which implie that the proposed converter is suitable for PFC during DCVM. 
3.9 Inpu t  Cu rrent 
The rectified input AC vol tage is presented as, 
(3 . 33 ) 
Where V;II is the peak value of the input voltage, and JL is the AC line frequency. 
The time-varying rectified input current i l(t) is calculated by dividing eq. (3 . 3 3 ) by eq. 
(3 .32), 
i (t ) =  2 CJ-:n ( Sin [ 2 Tr t) - M ) I T D'2 T S L 
assuming that the input current i, is constant over the switching cycle. 
(3 . 34) 
Equation (3 . 34) shows that the input current i ,(t) is purely sinusoidal minus a DC 
gain equals to !'vI. Harmonics appear in the input AC current because of M. 
3. 1 0 Voltage Conversion "Gain" Ratio 
The voltage conversion ratio Mdc for a buck converter operating In CCVM IS  
expressed as shown below, 
(3 .35 ) 
The voltage conversion ratio M in DCVM operation can be found in terms of 
component parameters by substituting eq. (3 . 3 3 ) and eq. (3 . 34) in the energy balance 
over the half l ine frequency. 
Input energy over a half - l ine cycle is calculated as fol lows, 
T['1 
Eu, = fvJt) il (t ) dt 
o 
3 1  
( 3 . 36) 
i1 t 
v 4-
1 - - - - - - - - ,  
I , I I I, (O- D )  I I 
I ' I . ,,. I I I I 
I, 





Fig. 3 . 1 2 : Large- ignal model of the general averaged CC\' 1 and 0 VM.  
On the other hand, when the converter 
formulas are applicable from Fig. 3 . 1 2 : 
VO = 2� T.., D'D + D VCl 
I 
The derivation is shown in Appendix C.S 
3 .8  Effective I nput Resistance 
operating m CC , the £ l lowing 
( .30) 
(3 . 3 1 )  
The switching network shown in Fig. 3 . 1 2  has an effective input re i tance that can 
be obtained from the steady-state a eraged DCVM model ( low-frequency model ) 
shown in Fig. 3 . 1 1 by dividing eq. (3 .24) by hI> 
( 3 . 32 ) 
The derivation is shown in Appendix C.6 
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3. 1 1  ormalized Di chargin g  Time 
The normalized di charging time D J for the input capacitor I is calculated by: 
D, = 17 K [ 1 + 1 +  4 D'2 J ( 3 .43 ) 2 D' 17 K 
The derivation is hown in Appendix C.9 
ince the input voltage i AC, the normalized discharge time D I becomes a function of 
time, 
d (t ) = D'[ . \[ J I Is in ({U I t � - IV 
The derivation is shown in Appendix C. 1 0 
(3 .44) 
From eq . 3 .44 it can be shown that the normalized di charge time varies over the 
AC line frequency. The boundary condition between DCVM and CCVM occurs at dl(t) 
= D and at {UL . t  = rrl2, which lead to the same result of eq. (3 . 35 ) and eq. (3 .40) . 
1 0.8 
I 'S: 0.7 � 0.6 
o 
.� 0.5 a::: 
g 0.4 
'Vi ... Q.l :> c: o u 
0.3 
0 .2  
0 .1  
0.0 
0.000 
CCV M  
DCVM Boundary 
.£--��---- - -- -- -
0.200 0.400 0.600 0.800 
Duty Cycle D 
Fig. 3 . 1 3 : Conversion ratio (M) versus duty cycle (D) at 1 00% Efficiency. 
1 .000 
Fig. 3 . 1 3  shows the relationship between conversion ratio M and duty cycle D at 
different values of K at 1 00% efficiency. DCVM border as dashed lines where rr/30 � 
mL. t  � rrl2. The smaller conduction parameter K, the wider occurrence range of DCVM 
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E = CI TL (v 2 _ 4V", T� )  III ? T. D'� UJ - S If 
The derivation is shown in Appendix C.'" 
.., .., - ) t- . _' 
On the other hand. the output energy oyer a half - l ine cy Ie i 'al 'ulated a: fo11o\\ :. 
( . 3d 
The efficiency lJ i s given by. 
P 
77 = - ,  P,,, 
However, the efficiency lJ can be found from the relation hip bet\\ een the input energy 
Em and the output energy Eo as fol lows: 
(3 .39) 
By substituting eqs. (3 .37) and (3 . 38 ) in eq . (3 .39) , the gain AI can be expre ed a . 
A.-1 = -- 1 + - 1  7] K  ( J[ � D'2 J J[ D,2 2 7] K 
where K is a conduction parameter (unit-less) constant, 
K = 2el RL 
T." 
The derivation is shown in Appendix C.8 
(3 .40) 
(3 .4 1 )  
Also, the gain ratio M can be found using the normalized discharging time D / ,  by 
substituting eqs. (3 .24) and (3 .25) as fol lows: 
(3 .42) 
To ensure operation in DCVM mode, M must be less than Mdc. 
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PF = __ P....em'----_ v,,,(m,s) II(m,s) 
The input mlS current I, (m,s) can be calculated by, 
T, 
2 f' · 2  ( ) d CI Vm (� 1 6  2 J II (nils) = - II t t = ,2 2 - - AI + 4 M TL 0 Ts D Jr 
The deri vation is hown in Appendix C . 1 2  
On the other hand, the a erage input power over one-hal f cycle is expressed by 
2 CI v,; ( 4 ) P,,, = - E", = ) I - - M  
T T D'- Jr L S 
The derivat ion is shown in Appendix C . 1 3  
Substituting eqs. (3 .47) and (3 .48) in eq. (3 .46) yields, 





ote that as M increases, the power factor is decreased. In other words, as the 
output voltage Va decreases, the dead angles (where Va is bigger than Vin) of the input 
AC line current become narrower. This leads to less distorted input AC current, and 
better power factor. 
3. 1 4  Com ponents' Stresses 
Voltage stress on the switches I S  relatively large during DCVM, which IS 
considered as a disadvantage of the DCVM operation. On the hand, operation III 
DCVM offers rel atively low current stresses on the semiconductor components, 
because the current through the components are clamped to either the input current or 
the output current. The voltage and current stresses of the converter components are 
shown in Table 4. The peak voltage stresses are normalized to the output voltage Va ,  
and the rms current stresses are normalized to the l oad current la. 
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o\"er the AC Ime cycle. In other word . the mall r the \ ruue of K. th d per 0 
in DC\ l L However. the di advantage of operatmg de pl� in DCY. 1 I '  th high 
voltage tre s at the active witche and the output dIOde. Hene . K mu, t be : 
wisely to insure DC\':-.f operation with ac eptable yoltage �tr \ alu :. 
3. 1 2  Boundary Condition behwen DC\ I & CCV M 
The boundary condition between CCV�1 and DC\,� 1  oc ur \\ hen the dut) cy Ie D 
and the normal ized di charge time D I are equal, a hown in Fig . ... . 1 4. 0 Y � l  \\ I I I 
take place once D I is les than D. 
� 
DJ : ( 1 - D)I: 
Vel 
Fig. 3 . 1 4 : Voltage across the input capacitor Vel in the boundary condition. 
eq. ( 3 .43) is applicable for D, � D .  That if D, � D then the con erter enter the 
CCVM in which D, = D . 
Based on that the boundary condition, KCrfc i expressed as, 
The derivation is shown in Appendix C. I I  
The conduction parameter K must be less than Kerfc to operate in DCVM. 
3 . 1 3  Power Factor Calculations 
(3 .45) 
The power factor can be defined as the ratio of the input power Pm to the product of 
input rms voltage Vtn (rms) and the input nn current II  (rms). 
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L, L" 
�i( I -. i, + " Lo 
+ 
VI CI \ '(1 Co \' 0 RL 
Fig. 3 . 1 5 : First subinter al, (0 S t S DJTs), Switch QI is ON. 
d ' (I ) v (t ) = L _' I_ = V (/ )- \' (I ) I I I dl I ( 
V I ,  (I ) = Lf) d i � (I ) = Ve (/ ) - \'0 (t ) r dl 
. ( )  d v« (t) . ( )  . ( ) 'C I r = CI = 1 1 t - 12 t dl 
. ( ) _ C d vo (t ) _ . ( ) _ Vo (t ) 1 ('0 I - 0 - I , t dt 4 R L 
(3 .50) 
(3 . 5 1 )  
(3 . 52 ) 
(3 . 53 ) 
r Second ubinterval , (DITs S f  S DTs), switch QI is sti l l turned on, as shown in Fig. 
3 . 1 6  CDCVM operation) . L, Lo io -. 
--:-+ + vLo - �. l2 
+ leo CI VCI = 0 Co VO RL tc�= O 
Fig. 3 . 1 6 : Second subinterval, (DI Ts S t S DTs), Switch QI is sti l l ON (DCVM 
operation). 
V [ t  (I ) = L I d �t(t ) = VI (I ) 
d ' (I) V (t ) = L _'_2 - = -v (I ) Lo 0 dt () 
( 3 . 54) 
(3 . 55 ) 
(3 . 56) 
(3 .57 ) 
3 7  
I 
Table 4: Current and voltage tre e .  
�ormal ized Peak \ oltage 
(Vi' T�) 
QI. Qz 
2 C- JI ) D' Af 
D� 
2 C- Jf )  D' 1\1 
Cj, C2 
2 C - 1�1 ) D' A! 
Co 1 
L I. L2 ---
Lo ---
3. 1 5  AC l\1odeling 
K --
J/D'� \ 
0:onnaliz d Effectlv Curr nt 
(Inn., J ) 
K - .!i \/ _ 4 \J z 2J/D'c \ - ;7 ' .\f C D'� -
KC  
2JID'" M C D,2 -+- � _ 2 \/ + \f 
T K  K 
2K ' I 4 ' 
- V - -- .\f + J:! -AID' _ 7r 
---
K 1 �2 -.!i .\f + 4J1 2 2JfD' - 7r 
I 
.., - ,7 
I n this section, the proposed topology i analyzed to derive a smal l - ignal C 
model . The analysis starts by determining the voltage and current wa eforms of th 
inductors and capacitors, and assumes that the output voltage of the converter contain 
a small switching ripple. In other words, there is low-frequency component 
(fundamental), and high-frequency component (ripple). Hence, the e entia] AC 
waveforms are modeled with the switching ripple ignored [3 ] . 
3. 1 5 . 1  Voltage a n d  Current of t h e  Inductors a n d  Ca pacitors 
To derive a smal l-signal AC model, the voltage and current waveforms of the 
inductors and capacitors over one switching cycle are expres ed as function of duty 
cycle d(t) . 
'r First subinterval (O :S t :S  D,Ts), switch Q, is turned on, as shown in Fig. 3 . 1 5 . 
36 
(3 .65) 
,. Second ubinterval , (DIT! � t � DTs), witch QI is sti l l turned on, a shown in Fig. 
3 . 1 6  CD M operation). 
d (i J (t )) (l '  (t )) = L - Ts = -(v (t )) 1.0 Ts 0 dt 0 Ts 




,. Third subinterval , (DTs � f � Ts), switch QI is turned off, as shown in Fig. 3 . 1 7 . 
d (i J (t)) (VLI (t )) TS = LJ dt 
Ts 
= (Vt (t )) TS - (VC (t )) TS 
h.(t )) T' = La 
d (i�� )) T' = -(vo (t )) . 
(i (t)) = C d (-VC (t)) TS = (i (t)) CJ Ts 1 dt J Ts 
3 . 1 5.3 Averaging of Waveforms 
( 3 . 70) 
(3 . 7 1 ) 
(3 .72) 
(3 .73 ) 
The low-frequency average of the inductors' voltages and the capacitors' currents 
are detennined by evaluating equations from (3 .62) to (3 .73 ) during the first and second 
subintervals. 
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r Third ubinterval. (DTs � t � TJ, \\'it h Q I turned off hown in Fig. � . 1 - , 
L L 
�i I ---:- -:- " LD - �i 
V I c 
Fig. 3 . 1 7 : Third ubinteryaL (DTs � t '5.  Ts), \vitch Q, i- OFF. 
. ( )  _ d v 0 (t ) _ . ( )  v 0 (t) lC t - Co - l2 t - --o dt R L 
3. 1 5.2 Applying Small-Ripple Approxim ation 
R 
( 3 . 59) 
(3 .60) 
(3 .6 1 ) 
To apply the smal l-ripple approximation, the quantities VL/(t), "Lo(t), "o(t), vJt), vll}, 
ij(t), i2(t) , ico(t) and iC/(t) are repl aced with their low-frequency a eraged values 
(VL/(t) Ts, (VLo{t) Ts, (Vo(t) Ts (VC(t) Ts (V,(t) Ts, (i,(t) Ts, (idt) Ts, (ico(t)rs and (ic/(t) rs. [3 J 
Hence, equations (3 .50) to (3 .6 1 )  become as fol lows: 
,. First subinterval , (0 '5. f � D,Ts) , switch Q, is turned on, as shown in Fig. 3 . 1 5 . 
d (i , (t )) 
(VLo (t)) TS = Lo �t 
Ts = (VC (t)) TS - (VO (t ))rs 
(ic, (I)) ,. � c, 
d 
(v ��t)) n � (i, (t )) n - (iT (I ))n 
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,. econd subinterval, CD I Ts � I � DTs) switch Q I is sti l l turned on, as shown in Fig. 
3 . 1 6 (OCVM operati n). 
(V (t )) = L  d (i 2 (t )) TS = -(1' (t )) UJ Ts 0 dt a Ts 
d (-v C (t ))Ts (iCI (t )) TS = C1 dt = (il (t ))TS - (i2 (t ))Ts = 0 
" here, (;1 (t )) Ts = (i2 (t )) r, 
(i (1 )) = c d (VO V )) TS = (i (t )) _ (Va (t )) TS C-o Ts 0 df 2 Ts R L 




,. Third subinterval, (DTs � t � TsJ, switch QI is turned off, as shown in Fig. 3 . 1 7 . 
(3 . 70) 
(3 . 7 1 ) 
(i (t )) = C d (v C (t )) Ts = (i (t )) CI Ts I dt I Ts (3 .72) 
(3 .73 ) 
3 . 1 5.3 Averaging of Waveforms 
The low-frequency average of the inductors' voltages and the capacitors' currents 
are determined by evaluating equations from (3 .62) to (3 .73 ) during the first and second 
subintervals . 
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, Third ubinterval . (DTs � ( � TJ. wit h QI i turned ofe a _ho\\'n in Fig. : . 1 - . 
I 
c c 
Fig. 3 . 1 7 : Third ubintervaL (DT� S t S T.). witch QI 1 OFF. 
v (t ) = L d. l l �t ) = v (t )_ 1' (t ) I I  I dt I ( 
. ( )  d v« (t ) . ) I( I 1 = CI = 'I (I dt 
3 . 1 5.2 A pplying Small-Ripple Approximation 
( "' . 5 ) 
(3 .:9) 
(3 .60 
(3 .6 1 ) 
To apply the smal l -ripple approximation the quantities Yurt), VLo(t), 1'0(t), \ 'dO \',(t), 
il(t) , i2 (t) , ieo(t) and ledt) are replaced with their low-frequency averaged value 
("u(t)rs, (Vult) Ts, (vo(t) rs, (vc(t) rs, (VI(t) rs, (il(t) rs, (i2 (t) Ts, (ico(t) Ts and (ic,(f) rs. [ 3 ] 
Hence, equations (3 .50) to (3 .6 1 )  become as fol lows : 
:;.. First subinterval , (0  S t S DI Ts), switch QI is turned on, as shown in Fig. 3 . 1 5 . 
(v,,,(t )) "  � Lo 
d (i�� ))T' +c (t))" - (vo (t )) T' 
(iCJ (tl)" � c, 
d (v ��t )) T' � (i, (t ))" - (i, (tl)" 
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( 3 .62) 
(3 .63) 
(3 .64) 
,. Linearization of the In put Inductor 
a) The re ulting DC term are, 
b) The linearized 1 I order AC tenns are, 
L, 
d f , {t ) = l�, {/ ) - (1 - D + DJ1\ (t ) + [d({ ) - d, ({ )]� dl 
The derivation i hown in Appendix C. 1 9  
> Linearization of the Output I n ductor 
a) The resulting DC terms are, 
D, Vc - Va = 0 
b) The linearized 1 5t order AC terms are, 
d f ,  (t ) � ( ) � ( ) � ( )  La � = D, Vc l + d, t Vc - Vo t dt 
The derivation is shown in Appendix C.20 
> Linearization of  the Input  Capacitor 
a) The result ing DC terms are, 
11 (1 - D+ DJ-DJ2 = 0 
b ) The l inearized 1 st order AC terms are, 
CI dvc (I ) = -d(t ) 11 + ell (t ) (11 - IJ+ (1 - D + DJil (1 ) - D, � (t ) dl 
The derivation is shown in Appendix C.2 1 
, L inearization of the Output Capacitor 
a) The resul ting DC terms are, 
1 - Va = 0 2 R L 
b) The l inearized 1 st order AC terms are, 
4 1  
( 3 . 79) 
(3 . 80) 
(3 . 8 1 )  
(3 .82) 
(3 . 83 ) 
(3 .84) 
(3 . 85 ) 
,. Averaging I n put  I nd uctor 
d (iJt T ( )) [ ] (VL J t )) = � ' = l'l t ) - vc t I - d r , dJ t Is dt il Is 
The denvation i hown in Appendix C. l � 
.r Averaging Output I nductor 
VLo (t)/ Ts = d  (t),VC (t))TS - �vu (t) Ts 
The derivation is shown in Appendix C . 1 6  
,. Averaging Input  Capacitor 
d (I '  (t )) (iCl (t )) TS = C1 �t 
Ts = (i1 (t ))T Jl - d(t)+ dl (t )] - (i2 (t )) Ts dl (t ) 
The derivation is shown in Appendix C. 1 7  
,. Averaging Output  Capacitor 
(i (t )) = C d (VO (t)) TS = Ii (t )) _ (VO (t )) TS Co Ts 0 dt \ 2 Ts R L 
The derivation is shown in Appendix C. 1 8  
3. 1 5.4 Pertu rbation and L ineariz ation 
(3. 6) 
(3 . 77) 
Equations (3 .74) (3.75) , (3 . 76) and (3 . 77) are non-linear equations. Multiplication 
of the time-varying signals generate high order AC terms. By neglecting the high order 
AC terms the desired equations can be expressed as fol lows: 
(vLJt)) /, = V/fi + vLl, (t ) (v(Jt )) ,s = � " + vo, (, ) (v() (t )\. = V;) + v(} (t ) , 
(iO (t )) Ts = 10 + io (t ) , (d(t )) TS = D + d(t) (d1 (t )) rs = D1 + dJ (t ) , 
( 3 . 7 ) 
The variations are assumed much smaller in magnitude than those of the DC 
quiescent values such that IVI (t � « Iv; I .  By substituting the eqs. (3 .78 ) into the 
nonlinear equations (3 .74), (3 .75), (3 .76) and (3 . 77), the nonlinear equation become 
linearized as will be shown in the next section. 
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The circUIt of Fig . 3 . 1 , 3 . 1 9  3 .20 and 3 .2 1 are combined in Fig. 3 .22. The 
dependent ource are replaced by ideal transformers, leading to the de ired equi alent 
circuit of Fig. 3 .23 that model the low-frequency mal J- ignal variations in the 
con erter wavefoml . 
C d\\.(t) I dt 
Fig. 3 .22 : Equivalent circuits of Figs. 3 . 1 8  to 3 .2 1  col lected together. 
� .  
• 
C d Vr (l )  I dt 
L dl,(c) dJt)l� 
• dt 
I 
Fig. 3 .23 : Small-signal AC equivalent circuit model of the proposed topology. 
3. 1 5.6 Analysis of Converter Transfer Functions 
R/ 
C ("�o(t) U dt 
The AC output voltage variations va (s) can be expressed as the superposition of the 
two sources. This allows us to derive the analytical expressions and to draw bode plots 
for the control-to-output Gvd(s) and for the line-to-output G\.g(s) transfer furictions for 
the circuit . Since the converter contains more than one AC source, namely, the l ine 
input VI (s) and the control inputd(s ) , then: 
Va (s) = G,g (s )v] (s)+ Gvd (s )J(s) 
where the transfer functions G\.g(s) and Gvd(s) can be defined as, 
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( 3 . 87) 
C d \-'n (I ) = [, (I )
_ V  (I ) (3 'b) 
ell 
- R[ 
The derivation i hO\vn in Appendi.x c. _ _ 
3. 1 5.5 Con tru ction of the Small- ign al  model a n d  E q u iYalent i rcuit  
Eqs. (3 . 0) , (3 . 4), 3 . _ and (3. 6) , r pecti\· ly. ar u� d to bui ld an 3\ erag d 
small- ignal AC model of the proposed topology a demon trated in FIg . 'l . 1  ' to .., . _ 1 .  
L d [, (t ) 1 �(t )-d (()J/ ' 
' dl r 
Fig. 3 . 1 8 : Equivalent circuit of the mal l-signal AC inductor L, loop, q. \ . . '0). 
D/ {t )  
C d 1\ (t )  
, df 
Fig. 3 . 1 9 : Equivalent circuit of the small-signal AC capacitor C, node, eq. (3 . 84) . 
Fig. 3 .20: Equivalent circuit of the small-signal AC inductor Lo loop, eq . (3 .82). 
Fig. 3 .2 1 :  Equi alent circuit of the small -signal AC capaci tor Co node, eq . (3 . 86). 
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� + + 
D,2 C, \�< (s) 
(c) 
Fig. 3 .25 : Pu hing input oltage and input components towards the output voltage. 
Fig. 3 .26 how the implified equivalent circuit of Fig. 3 .25 (c), where 
(3 .89) 
Fig. 3 .26 : A simplified equivalent circuit showing Zeq. 
Further derivations using eqs. (3 . 88 ) and (3 .89) yield the l ine-to-output Gl'g (S) transfer 
function, 
( ) vi] (s) Gvg S = -:;---( ) VI S d(s)=o 
( 3 .90) 
The derivation is shown in Appendix C.23 
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\ 5)  G d (S = . 
d(s ,,(s � 
3. 1 5 .6. 1 Line-to-Output Tran fer Function 
In order to find the lme-to-output G'g(S) tran fi r fun ti n. we dea ti\ at th ( 
source in Fig. 3 .23 to become a hown in Fig. 3 . _-t 
+ 
R, '�J ) 
Fig. 3 .24: Deactivating dArt) ources. 
The input oltage source and the input components are then pu hed toward the 







) ) d(S )Vc 1 - D + D) L--_____ ....L... ___ ....L... ______ ---'-_----'" 
(c ) 
+ 
Fig. 3 .2 : Pu rung d:dependent voltage source dA-dependent current source and input 
components towards the output voltage. 
� 
ext, we apply the superposition technique to the circuit in Fig. 3 . 28(c) . First, the d -
dependent current source is deactivated as shown in Fig. 3 .29. 
D)2 L 
(1 - D + DJ2 ) Lo 
+ + 
D A (  ) 
( 
) ) d  s � 1 - D + D) L--______ ....L-______ ........ _--I 
+ 
Fig. 3 .29: Equivalent circuit with the d:dependent current source deactivated. 
Fig. 3 .30 shows the simplified equivalent circuit of Fig. 3 .29 where 
(3 .9 1 )  
Fig. 3 .30 : A simplified equivalent circuit showing Zeq. 
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3. 1 5.6.2 Control-to-Output  Tran f r Fun ction 
The control-to-output G>:t(s) tran fer functIOn i found b� d actl\ ating all th \� V 
source in Fig. 3 .23 . a hown in Fig. 3 .2 . 
Fig. 3 .27 : Deactivating "I �(s) source . 
� � 
R ,� (s ) 
Then d - dependent voltage ource, d - dependent current ouree and input 
components are pu hed toward the output voltage ,". (s) as ho\ n in Fig. 3 ._ (a-c). 
(a) 
D � 
1 L (l - D + DY I 
+ 





Vo (s ) 
Fig. 3 . 3 3 : A simpl i fied equivalent circuit showing Zeq. 
Zeq = (SLo + (RL II-l-)JII DI2 sCo SCI ( 3 .93) 
Further derivat ions using eg . (3 .88) and (3 .93) yield the line-to-output G"As) transfer 
The derivation is shown in Appendix C.25 . The control-to-output Gvd(s) transfer 
function is the ummation of eqs . (3 .92) and (3 .94), 
(3 .95) 
3 . 1 5.7 Bode Plot of the Line-to-Output Transfer Function 
The bode plot of the l ine-to-output transfer function, shown in Fig. 3 .34, was drawn 
by entering eq . (3 .90) to a MA TLAB code shown in Appendix B. l .  Considering D = 
0.483 L/  = L2 = 2 .2 mH, Lo = 1 80 IlH, C/ = C2 = 47 nF, Co = 3000 IlF, RL = 23 n, Ts = 
20 1lSec, D/ is calculated from eg. (3 .43), and K is calculated from eg. (3 .4 1 ) . 
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Further denvation u ing eq . C. ) and 3 .9 1 )  )ield the hne-to-output G 
A 
function (with the d - dependent current ource dea 'ti\·ated) . 
G ( ) = �� (5) od 5 J(s) I .. 
The derivation is shown in Appendix C.2-l 
A 
) tran:f r 
ow we deactivate the d - dependent voltage source in Fig. 3 .2 (c) a hown in Fig. 
3 . 3 1 .  
+ 
Fig. 3 .3 1 :  Equivalent circuit with the d:dependent voltage ource deactivated. 
The equivalent circuit in Fig. 3 .3 1 is simplified using the source transfomlation 
technique [43 ) . The resulting circuit is shown in Fig. 3 .32 . 
D2 
(1 - D�DJ2 � 
+ + 
��c (s )  
Fig. 3 .32 : Equivalent circuit after deactivating d:dependent voltage source. 
The simplified equivalent circuit of Fig. 3 .32 is shown below in Fig. 3 . 3 3 . 
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Chapter 4 
Design Procedure and Verification 
In thi chapter, a step-by- tep de ign procedure of the proposed topology I S  
pre ented . 
4. 1 Converter De ign 
The bridgele s buck converter is designed with the fol lowing characteristics: 
Table 5: Specifications of the simulated topology. 
Output power Po 1 00 TV 
Output voltage Vo 48 V 
Input voltage Vin 1 4 1 .42 sin (2n50 t) V 
Switching frequency Is 50kH� 
Efficiency '7 95 .64% 
Input Current ripple 6.1in 1 0  % 1m 
Output voltage ripple 6. Vo 0.6 % Vo 
a) Voltage conversion ratio M de at CCVM is calculated using eq. (3 . 35 ), 
b) KCrrc provides the boundary condition l imit between DCVM & CCVM and is 
evaluated from eq. (3 .45) . 
c) For operation in DCVM, K< Kcrlc as mentioned in section 3 . 1 1 , so let K = 0.9 KCr1c. 
d) For a given voltage conversion ratio M, the duty cycle D is calculated from eq . 
(3 .40) 
D'� �J2:K (: -M) � 05 1 6  
(4. 1 )  
4.2 Input  Capacitors Design 
Cj and C2 can be calculated as shown in eq. (4.2) , 
5 1  
Fig. 3 .34 : Bode plot of the line-to-output tran fer function G,.g. 
This transfer function describes the variation of the input voltage ) 'm(t) to the output 
voltage vo(t). 
3. 1 5.8 Bode Plot of the Control-to-Output  Transfer Function 
The bode plot of the control-to-output transfer function, hown in Fig. 3. 5 , wa 
drawn by entering eq. (3 .95) to a MATLAB code shown in Appendix B.2 . DI i 
calculated from eq. (3 .43) , and K is calculated from eq. (3 .4 1 ) . In addition, Vel, Vo, and 
11 are calculated from eqs. (3 .28) , (3 .26) and (3 .2 1 ), respecti ely. 
Fig. 3 .3 5 : Bode plot of the control-to-output transfer function G,·d. 
3. 1 6  S u mma ry of Key Points 
I n this chapter a detailed analysis, based on assumptions of the bridgeless topology, 
was presented. The closed form equations required for the converter design and 
component selection have been fonnulated. Large and smal l signal models have been 
developed. 
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, The election of the output inductor Lo depends on the behavior of the circuit during 
the witch-on time. To maintain a constant output current during one switching 
cycle, the re onant frequency of the input capacitor C, and the equi alent inductor 
L( (L, Lo) mu t be much maller than the witching time. 
The deri ation i shown in Appendix C .28 
ow, a ume that Le = 1 65 pH where 
L = L 1/ L = L, Lo 
, , 0 L L , + () 
Therefore, the output inductor Lo is calculated to be 1 80 pH . 
4.5 Output Capacitor Design 
(4.6) 
(4.7) 
The output capacitor Co is assumed to be large enough such that the output vol tage 
Vo i considered to be constant over one half cycle of the l ine frequency. Co value is 
required to maintain a peak-peak output voltage ripple of 0.6% of Vo, and can be 
evaluated as, 
(4 .8) 
where fo is the load current and ho(t) is the output inductor current (Appendix C.29), 
i [Jt) = TJ Va 2 s in 2 ((ot) 
Rj eff M  
With reference to Fig (3 .4), 
Substituting the values of fo and ho{t) and solving the integration yields to, 
(4.9) 
(4. 1 0) 
(4. 1 1 )  
The derivation is shown in Appendix C.30 . From eq. (4.9) we obtain Co � 3000 flF. 
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KT� C = C = __ J = .. r' nF I - ') R - L 
4.3 I n put  Cu rrent Ripple 
The rrns input current is calculated u mg eg. (3 .-t ). 
The input current ripple �ILD a given in the pecification 
� lm = 1 0 % ll(nnJ) = 0. 1065 A . 
4.4 I n ductors Design 
4 2) 
hown in Table -t. I 1 
The selection of input inductors L, and L] i ba ed on the d ired ripple \ alue of th 
input current. Therefore, L,  and L2 can be obtained con idering the maximum current 
ripple. 
r LI & L2 are calculated as fol lows: 
a. Lower limit : The inductance of LI & L2 mu t be large enough to maintain 
continuous input current and, on the other hand to a oid resonance with th 
input capacitors C} & C2 during switch-off time. ( 
J
2 
1 D' T 
LI = L2 » - __ s = 5 7.5 JlH CI 2 Jr (4.4) 
The derivation is shown in Appendix C.26 
b. Upper limit : The inductance of L) & L2 must not be very large to minimize the 
phase shift between the input voltage and the input current . Therefore, the 
reactance of L, must be less than the converter effective input re istance Ri-e.ff' 
R . D'2 T 
LI = L, < < 
l-eJ/ == S = 1 85 mH -
OJL 4JrCI fL 
The derivation is shown in Appendix C.27 




Simulation and Experimental Resu lts 
Thi chapter present the imulation and experimental results for the proposed topology. 
5. 1 S imulation Resu lts 
Real component models are used in the simulation for the diodes and switches. An 
ultrafast, high voltage diode (STTH5L06) is used for the output diode Do, with a 
forward voltage drop of 0.85V and 600V/SA ratings. Schottkey diodes (STPS30 1 20CT) 
for the retum diode Dp and Dn are used. MOSFET (STY60NM60) are used to model 
the converter active switches. The simulation parameters are: Vin = 1 00 V nns, CJ = C] = 
47 nf, L J  = L] = 2 .2 mH, Lo = 1 80 I-lH, Co = 3000 I-lf, RL = 23 n, POUI = 1 00 W, jL = 50 
Hz and Is = 50 kHz. The calculated duty cycle is found to be 48.3%. The proposed 
topology, shown in Fig. 3 . 1 ,  is simulated using PSpice 1 6.3 -p008 from Cadence Design 
Sy tems Inc. The code is shown in Appendix-A. 
5. 1 . 1  I n put  Voltage and I nput  Current 
The topology is simulated at different loads of 1 00W, 200W and 300W. The input 
current illl i nput voltage Vin and corresponding output voltage Vo waveforms are shown 
in Fig. 5 . 1 (a-c) respectively. 
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... . 6 Propo ed Con verter Component 
The di crete componen (inductor and capa iror- ) u ed 1ll th _ llllUl tion ar ld ;II. 
bowe\ er. the witche and diode are real model . as ho,,"n in Table 6. 
Table 6: Li t of component used in the propo ed topology. 
Component Value Model 
L,  2 . _ mH 
LJ 2 .2 mH 
Lo 1 80 pH 
C, 47 nF 
C] 47 nF 
Co 3000 pF 
Q" Q2 STY60NM60 D[h Dn STPS30 1 20CT 
Do STTH5L06 
4.7 S u mm ary of Key Points 
Component selection of the converter for a 1 00W load ha been pre ented. 
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I t can be ob erved from Fig. 5. 1 that the input l ine current im is in pha e with the 
input vol tage " in . 
The topology wa al 0 simulated at load power value of 1 00W and different input 
vol tage level . The waveforms of the input current iin, the input voltage Vin at 1 00 v'-ms, 
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755ms 760ms 765ms 770ms 775ms 780m 
/v. � 
755ms 760ms 765ms 770ms 775m 380m 
Fig. 5 . 1 :  Simulated input current, 1 OOY nTIS input voltage and output voltage for (a) 
l OOW, (b) 200W and (c) 300W loads. 
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Table 8 : Input current harmonics of the proposed DCVM topology. 
Hannonic Order Frequency (Hz) Fourier Component (A) Normalized Compo (%) 
I 
IV 
<OJ c QJ 
E IV "0 C � .... .... 0 
� 



















50 1 . 356 
1 50 0. 1 706 




Fundamental  (50Hz) = 1 .356 A, 
100 W load, THO = 15 . 13% 
150 450 550 
1 




0 .0 1 70 
Bridgeless DCVM Proposed 
Topology 
I EC/E N  6 1000-3-2 Class 0 
Fig. 5 . 3 : Comparison between input current hannonics of the proposed bridgeless 
DCVM topology and lEC 6 1 000-3 -2 l imits for Class D. 
5. 1 .3 Simulated Curves 
The waveforms of the capacitor voltage and the gating voltage over the switching 
cycle are shown in Fig. 5 .4 . It can be observed that they are similar to the theoretical 






750m 755m 760m 76'::m 770ms Sm 
Fig. 5 .2 : Simulated wavefonns at l OOW output power, and input voltag D r (a) 
1 00Vnns, (b) 1 20Vnns and (c) 220 rm . 
5. 1 .2 Input  Line Current H armonics 
O m  
To compare the input line current harmonics with lEC 6 1 000-3-2 limit for cIa D, 
the input current wavefonn was analyzed by Fourier using PSpice oftwar . The line 
current ham10nics of the lEC 6 1 000-3-2 l imits for Class D are hown in Table 7 below, 
[ 1 ,2 ) . The line current harmonics of the proposed DCVM topology have been tabulated 
using PSpice software as shown in Table 8 and Fig. 5 .3 . 
Table 7 : Input current hannonics l imits of IEC 6 1 000-3-2 (Class D). 
Harmonic order Maximum pennissible Maximum pennissible onnalized harmonic cl.!rrent per Watt harmonic current Compo 
N mAIW A (%) 
1 3 .69 I 
3 3 .4 2 .3 0.62 
5 l .9 l . 1 4 0.3 1 
7 1 0.77 0.2 1 
9 0.5 0.4 0. 1 1  
1 1  0.35 0.33 0.09 
1 3 :5 n :5 39 3 .85/n 0.23 * ( 8/n) (Odd harmonics only) 
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1 0  
5 
o DIT 
- - - - -
of • DTs (1 DIT .... f-- ----=-.. •  " __ ....I.......:;,,,-,,-,-.o...;s>--.._ 
745.000 745.005 7�5.0 10 745.0 1 5  745.020 ms 
"Gate * 0.2 
7�5.025 745.030 745.035 
Fig. 5 .6 : Switch current iQl and gating voltage. 
745.040 
The output diode current waveform shown in Fig. 5 . 7 is similar to the theoretical 
',: avefonn shown in Fig. 3 . 1 0. 
8 
j, - II - 4 · - - - - - - - -











VCale * 0 .1 
745.025 745.030 745.035 
Fig. 5 .7 : Output diode current iDo and gating voltage. 
The input capacitor current has been simulated and shown in Fig. 5 .8 . 





745.000 745.005 745.0 10 7CO l 5  7-45.020 745.025 -45.030 7-45.035 m 
Fig. 5 .4 :  Input Capacitor oltage VCI and Gating Voltage. 
"1.15.0-40 
The waveforms of both of the input capacitors' voltage 0 er the line yc Ie are 
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ms 
l 'CI 
375 380 385 390 395 400 
Fig. 5 . 5 :  Simulated input capacitors' voltage over line cycle. 
The simulated waveform of the switch current is shown in Fig. 5 .6 .  It can be seen 
that it is similar to the theoretical waveform shown in Fig. 3 . 1 0. However, there is some 
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Fig. 5 . 1 0 : Voltage stres across the output diode Do and control voltage. 
Fig. 5 . 1 1 how imulation results of gating voltage, switch current iQ] , output 
diode current iDa, input capacitor current iCl , input capacitor voltage VCl, output diode 
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Fig. 5.9 : Voltage stress across the switch QI and control oltage. 
�5.040 
145.040 
The voltage stress across the output diode is shown in Fig. 5 . 1 0. It can be ob erved 
that it is simi lar to the theoretical waveform shown in Fig. 3 . I O. It shows that voltage 
stress is equal to the input capacitor peak voltage VCM. 
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Table 9 :  Parameter of the prototype component . 
_Component Value Remarks 
L I  and L2 2 .2 mH Toroidal Inductors (Wilco) 
La 1 80 pH Toroidal Inductors (Wileo) 
CI and C2 47 nF, 1 000 Vdc Polypropylene Capacitor . (Low ESR) 
Co 3000 ,uF, 250 V Aluminum Electrolytic Capacitor 
Do 300 V 1 0 A, Vf= 0.64 V SBR 1 0U300CT Diode 
D" and Dn 600V, 5A, Vf-= 1 .05V STPS30 ] 20CT Schottky diodes 
QI and Q2 650V, 60 A, 45 mn. IPW60R045CP MOSFETs 
The toroidal configuration provides a closed magnetic field resulting in low EMI 
[44 ] . The fol lowing sections pre ent the experimental results compared to the same 
parameter imulated circuit along with the discussion. 
5.2 . 1  I n pu t  Voltage a n d  I n p u t  Current 
The experimental waveforms of the input voltage, input current and output voltage 
are shown in Fig. 5 . 1 2 . These results can be compared to the simulated waveforms in 
Fig 5 . 1 (a) . The experimental wavefonns verified the PSpice simulated topology. 
,1ilQ "'-'20 0" Hila -,20 0 .. 
1 .. 0 'Wl"o nl 
s • .,.., • • .. 
CfJlUftt I t  ... ,. 
.... 
0 .... RL 7-SM Avto o.cen'\�f" 1 .2012: � 
Fig. 5 . 1 2 : Experimental results for the input current, input voltage and output voltage 
for a 1 00W load. 
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N 
• til fl-DlI, • 
Time (ms) 
Fig. 5 . 1 1 : Simulated characteristic waveforms in DCVM . 






The circuit shown in Fig. 3 . 1 has been bui l t in the lab using the components in 
Table 9 at an operating point of input voltage = 1 00 V nns, POI/I = 1 00 W,jL = 50 Hz,1s = 
50 kHz and duty cycle of 5 1 . 5%. 
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Fig. 5 . 1 4 : Experimental results for the capacitor voltage and current, and switch voltage 
over the switching cycle. 
5.3 Efficiency 
The efficiency calculated out of the measured values in the laboratory is 95%, while 
the efficiency out of the simulation is 95.64% using real components with internal 
resistances, as shown in Fig. 5 . 1 5 . The PSpice simulation code is presented in 
Appendix A.2 .  L o rLo 
L I Q1  fLl + 
-.. ' I II 
-..,.. I L2 
ru rco 
C 1 
Fig. 5 . 1 5 : Proposed topology with real components. 
The efficiency, power factor and THD of the proposed topology are compared with 
a ful l bridge buck PFC converter' s operating in DCVM [ 1 5 ] , shown in Fig. 5 . 1 6, at 
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5.2 .2  Input  Capacitor Voltage 
The \\'ayeform of the input apa itor . \'oltage \ er the lin cy 
Fig. 5. 1 3 . I t can be ob erved that they are hifted by I 0 degree . and I L operat ing 10 
the positive half c)c1e, while C1 i operating in the n gati \ e half y Ie. Th apacltor 
peak voltage i mea ured to be 3 "V which i imi lar to the imulatl n r :ul1. l f Fig. 
5 .5 .  
�----'�.�'----+I �, ----+-----�----�------�----�' +I--�-
Fig. 5 . 1 3 :  Experimental results for input capacitors' vo'l tage over line cycle. 
5.2.3 Capacitor Voltage and Cu rrent and the Switch Voltage 
The waveforms of the voltage across the active switch, and the input capacitor 
voltage and current over switching cycle are shown in Fig. 5 . 1 4 . 
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Table 1 1  pre ent a compari on between the efficiency, THD, and power factor of 
the imulated propo ed topology and the imulated conventional full bridge DCYM 
buck PF converter at di fferent load value . 
5.4 Input  Line Cu rrent H armonic 
The input current harmonics of the proposed DCVM topology and of the 
conventional full bridge DCYM buck PFC are compared with the IEC 6 1 000-3-2 limits 




11) ..... 70% c QJ 
E 
60% 11) '0 C :J 50% u.. 
"-0 
40% � 
cD 30% 11) � 
20% 
0% � 5 0  150 
F u n da m e nta l  (50 H z) = 1 .356 A, Po=100W, THO = 1 5 .58%, P F=O . 98 8  
Fu n da m e nta l  (50 H z) = 1 .605 A, Po=100W, T H O  = 1 9.17%, P F=O . 98 2  
2 5 0  3 5 0  Frequency (Hz) 450 550 
I EC/E N  6 1000-3-2 Class D 
Conventional  Bridge DCVM 
Buck PFC 
Bridgeless DCVM Proposed 
Topology 
-- -- -----------' 
Fig. 5 . 1 7 : Input l ine current hannonics of the proposed topology and conventional full 
bridge PFC compared to IEC 6 1 000-3-2 standard. 
Fig 5 . 1 7  shows that the proposed bridgeless topology yields lower THD and input 
l ine current harmonics and better power factor than the conventional full bridge DCYM 
buck PFC. 
5.5  O u tput  Voltage Control 








different uniyersal AC line yoltage and different power rating_. ;l� _ho" n in T:l I :: 1 0  
and I I . respect!\ el)- .  
D/ D: 
,,�" + + c/ D. c. RL 
DJ D4 
Fig. 5 . 1 6 : Full bridge buck PFC converter operating in DC\' 1 [ 1  - ] . 
T b i 1 0  E ffi  . a e clency, PF d THD f th an 0 e propose d t opo 0 S)'. 
Po [W] Efficiency THD 
PF 
Pm 0 K Ken_ F" 
ominal Simulated 0'0 0'0 [\ ] [Hz] 
1 00 93.5 95 20.64 0.979 98.43 0.59 0.092 0.1 33 -Ok 
200 1 85 94 .5 23.35 0.974 1 95 .7 0.7 1  0.046 0.1 33 50k 
300 273 92.8 24.09 0.972 294.1 0.763 0.03 1 0 . 1 33 SOk 
1 00 9 1 .66 95.64 1 5 .1 3 0.9 9 95.84 0.483 0.092 0. 1 20 -Ok -
200 1 80 94.5 1 8 .68 0.983 1 90.48 0.635 0.046 O. 1 20 50k I--
300 265 93.32 20 .26 0.980 283.98 0.702 0.038 O .  1 20 50k 
1 00 9 1 .9 94.2 1 4 .72 0.989 97.55 0 .393 0.092 0 .096 50k -- I-- -
200 1 82 93.5 1 5 .52 0.988 1 94.7 0.5 7 1  0.046 0 .096 -
300 270 9 1 .6 1 6.75 0 .986 295 .8  0.608 0.038 0 .096 
I t can be observed from Table 1 0, that the efficiency, THD, and power factor of th 
proposed DCVM topology improve at l ighter load . 
Table 1 1 : Simulation comparison between the proposed and the full bridge topology 
presented in [ 1 5 ] 
Vm Po E fficiency THD 
PF 
rVnns1 rWl r%l % 
1 00 95.1 1 9.1 7 0.982 - -- --
Full bridge DCVM buck PFC 1 00 200 93.77 22.1 6 0.976 
50k 
50k 
,- - c- --
300 9 1 .96 
1 00 95.64 
Proposed BridgeJess DCVM buck -




1 5 . 1 3  -


















_ ..... - -
-- K = 0.01, Eff. = 100% 
-- K = 0.05, Eff. = 100% 
K = 0. 1, Eff. = 100% 
-- K = 0.2, Eff. = 100% 
K = 0.3, Eff. = 100% 
K = 0.5,  Eff. = 100% 
DCVM Bou n d ry at 
wt=pi/2 
DCVM Bou n d ry at 
wt=pi/30 
- • - K=O.Ol, Eff. = 95% 
- K=0.05, Eff. = 95% 
K = 0. 1, Eff. = 95% 
0.000 0. 100 0.200 0.300 0 .400 0.500 0.600 0.700 0.800 0.900 1..0.00 K = 0.2, Eff. = 95% 
Duty Cycle D 
Fig. 5.20 : Conversion ratio (M) versus duty cycle CD) at 1 00% & 95% Efficiency. 
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Chapter 6 
Conclusions and Suggested Future Work 
6. 1 Conclu ion 
In thi the i , a new bridgele step-down PFC converter topology operating in 
DCVM ha been introduced. The harmonics' contents of the converter input current 
have been inve tigated. The efficiency of the converter has been compared with the full 
bridge PFC circuits. The propo ed topology compl ies with the international standards, 
i.e . E 6 1 000-3-2 . The new topology has been verified via PSpice simulation. It was 
concluded that : 
1 .  The AC line input current of the proposed bridgeless PFC buck converter was 
in-pha e with the input AC voltage. Hence, a power factor of 0.989, and 
efficiency of95 .64% have been achieved . 
2 . The input current harmonics have been reduced. The harmonics of the proposed 
DCVM topology satisfy the l EC 6 1 000-3-2 l imits, as shown in Fig. 5 .2 . 
3 . The DCVM operation offered additional advantages such as: zero-voltage turn­
off at the power switches and zero-voltage tum-on at the output diode. As a 
result, the switching losses are reduced. 
4. The two power switches (QI and Q2) are driven by one gating signal , which 
significantly simplifies the gating and control circuitry. 
5 . The load ground is non-floating with the input . This was achieved via return 
diodes Dp and Dn. Hence, lower EMl was reached. 
6. PSpice simulation has successful ly veri fied the mathematical derivations of the 
topology. 
7. The experimental results have successfully verified the simulated quantities and 
waveforms of the proposed topology. 
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Appendix A 
The Simulation File (PSpice) 
A. I P pice S imu lation Code \Vith real switches and diode models 
The pro po ed topology was imulated using PSpice 1 6.3 -p008, Cadence Design 
ystem Inc. , a hown in Fig. A. l .  
Lo 
,------....,.----r--'VVV'-----r-_-----, 




2 2 mH 
Do RLo � = 141 4 V 0 FREO = 50 Hz L2 .,... Co 3000 uF < 23 Ohm /YVV 
2 2  mH 
Dp On 
;:::;::: C l  
4 7  nF .-,-.. C2 47 nF 
V1 = O V  VQ1 . 2 
V2 =  12 V r:'i 
1D = O ms Y.Y TR = 5 nS TF -= 5 nS  
PW = 9 67 uS  PER = 20 uS 
Fig. A. I :  Simulated proposed topology with ideal components using PSpice. 
Following are the instructions used to simulate the topology: 
* B r i dge l e s s  P FC B u c k  C o nve r t e r  w i t h  DCVM Ope r a t i o n  * 
Vs 1 6 s i n ( O  1 4 1 . 4 2  5 0  0 0 0 )  
Vdc 1 2 dc OV 
L1 2 3 2 . 2m 1 C = O  
L 2  6 7 2 . 2 m  1 C = O  
C 1  3 0 4 7 n 1 C = O  
C2 7 0 4 7 n 1 C = O  
Dp 0 6 DMO D 
Do 0 4 DMO D 
Lo 4 5 1 8 0 u 1 C = O  
Co 5 0 3 0 0 0 u 1 C = O  
R L  5 0 2 3 . 0 4  
* * * * * * * * * * * * * * * * * * * * *  D i ode Mode l * * * * * * * * * * * * * * * * * * * * *  
* Mode l S T TH 5 L 0 6 , 6 0 0V / S A / V F= 0 . 8 5V @ 5A ,  Turb02 U l t ra f a s t  
H i gh Vo l t age Re c t i f i e r  
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6.2 ugge tion for Future 'York 
The work in !hi the i an be extended III dIfferent dire tIOO . om of th idea­
can be as fol low : 
1 .  Closed loop analy i and verification . 
2 . The bridgele buck DC\'?vl topolog) an be xtended to the Boo -t Bu k­
Boost. Cuk and other type of converter topologi 
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E 1  1 0  5 1 0 1  0 1 
E 2  1 1  5 1 0 2 0 1 
E 3  8 1 3  POLY ( 2 )  6 8 6 1 2  0 0 0 0 0 . 1 1 5  
G 1  o 1 0 0  7 5 1 u  
0 1  1 0 0  1 0 1  D I D  
02 1 0 2  1 0 0  D I D 
R 1  1 0 1  o 1 MEG 
R2 1 0 2  o 1 MEG 
. E N DS S T Y 6 0 N M 6 0  
. MODEL MOS NMOS ( LEVE L = 3  VTO=5 . 4 0 3 P H I = 0 . 8 9 7 I S = O . l P  








D B S  
D I D  
0 I S = 0 . 1 E - 1 2  
0 I S = 0 . 1 E - 1 2  
D I S = 0 . 1 E - 1 2  
D I S = 0 . 0 1 E - 1 2  
* E N D  O F  MODE LL I NG 
C JO= 0 . 2 1 2 E - 1 0  VJ= 0 . 7 7 9  
C JO= 0 . 1 5 3 E - 0 9  VJ= 0 . 7 4 8  
BV= 6 4 4  N = 1  T T = 0 . 7 4 1 E - 0 6  
R S = O  BV= 6 5 4  
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
. O P T I ON S  I TL 2 = 2 0 0  
. O P T I ON S  CHGTOL = 1 0 n 
. O P T I ON S  I T L 5 = 0 ; * TOTAL I T E RAT I ON L I M I T  
. O PT I ON S  L I M P T S = O ; *MAX I MUM PO I N T  ALLOWE D 
. O P T I ON S  I TL 4 = 1 0 0 ; * I T E RAT I ON L I M I T  P E R  PO I N T  
. O PT I ON S  RELTOL= 0 . 0 0 1 ; * REAL TOLERANC E  
. O P T I ON S  VNTOL= 1 E - 6  
. O P T I ON S  NUMDGT = 8  
. O PT I ON S  ABS TOL= 1 E - 6  
. O PT I ONS w i d t h = 1 3 2 
M=0 . 3 1 1  
M=0 . 2 1 7  
R S = 0 . 5 7 4 E -
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
. TRAN O . O S u  4 0 0 M  3 4 0 M O . O S U u i c  
. PR I N T  T RAN i ( vDC ) v ( S )  
. FOUR S O  2 S  i ( v DC ) v ( S )  
* . P ROBE v ( S )  i ( Vd c )  i ( Va n )  v ( 1 , 6 )  v ( 3 , 4 0 )  
. P ROBE 
. EN D  
A.2 PSpice S im u lation Code A l l  Real  Components 
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. :OD.t::=. DMOD D ( I S = 4 9 ", . 9 S :::: - 9 := 2 . 2 6 0 :3 �S = : -: . _ 9 2 :::: - 3 
_ K F= . 3 � 7 8 2  CJO= : 2 7 . 2 2 E - : 2  �= . � 2 2 6 6  
- 7J= . 3 9 0 5  I S R= 1 0 . 0 1 0 E - 2 1  " R= s . 9 9 5 0  ?C= 0 . 5 ':'- = � -: . £ - 9 ) 
r � T T  Swi t ch S e c t i or. T � � �  
DQ l 4 C 4 DtvlO D  
* � 1  3 6 0 0  4 0  4 0  I X KK 8 5 6 0C 
x :  3 6 0 0  � O  STY 6 0  .1 6 0  
Rg 1 6 0 0  6 0 1  1 
E g 1  6 0 1  4 0  5 1  0 1 2  
DQ2 5 0  4 DMO D 
*M2 7 7 0 0  5 0  5 0  I X KK 8 5 N 6 0 C  
X2 7 7 0 0  5 0  S T Y 6 0 N M 6 0  
RG2 7 0 0  7 0 1  1 
Eg2 7 0 1  5 0  5 1  0 1 2  
* * * * * * * * * * * * * *  Ga t i ng S i gna l s  Mu l t i p l i e r  
Vg 1 5 1  0 P U L S E ( O  1 0 5 n  5 n  9 . 6 7 u  2 0 u )  
Vg2 5 3  0 P U L S E ( O  1 0 5 n  5 n  1 0m 2 0m )  
Vg 3 5 2  0 PULSE ( O  1 1 0m 5 n  5 n  1 0m 2 0m )  
EMULT 2 5 5  0 VALU E  = { V ( 5 1 , O ) * V ( 5 3 , 0 )  
EMULT 1 5 4  0 VALU E  = { V ( 5 1 , 0 ) *V ( 5 2 , O )  
* * * *  * * * "' * * *  * *  
* * * * * * * * * * * * * * * * * * * * *  Mos f e t  Mode l * * * * * * * * * * * * *  * * * * * *  
* I X KK 8 5 N 6 0 C  NMOS mode l 6 0 0 V , 8 5A , 3 5mohm , Rg=2 . 2 Ohm 
. MODEL 1 XKK8 5 N 6 0 C NMOS ( LEVEL= 3 L=2 . 0 0 0 0 E - 6 W= 8 6 0 
K P = 1 . 0 3 8 7 E - 6 R S = 1 0 . 0 0 0 E - 3 
+ R D= 1 9 . 6 2 6 E - 3 VTO= 3 . 4 5 4 4  RDS = 1 2 . 0 0 0 E 6  TOX = 2 . 0 0 0 0 E - 6 
CGSO= 1 1 . 6 2 8 E - 1 8  C G DO= 7 2 9 . 9 0 E - 1 5  
+ C B D= 8 0 . 6 6 9 E - 9 MJ= 1 . 1 6 7 3  P B = 3  RG= 1 0 . 0 0 0 E - 3 I S = 2 1 . 3 2 9 E - 6 
N= 2 . 3 5 6 9  RB= 1 . 0 0 0 0 E - 9 GAMMA=O KAP PA= O )  
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  
* Mode l l i n g  f o r  S T Y 6 0 NM 6 0  [ R DS ( on ) = 5 0  mohm , 6 0 0 V , 6 0A , 
RG= 4  . 7 ohm ] 
. S UBCKT S T Y 6 0 NM 6 0  1 2 3 
LG 2 4 7 . 5 E - 9 
L S  1 2  3 7 . 5 E - 9 
L D  6 1 4 . 5 E - 9 
RG 4 5 1 . 7 6 7 
RS 9 1 2  0 . 4 4 6 E - 0 2  
R D  7 6 0 . 2 0 4 E - 0 1  
RJ 8 7 0 . 7 8 9 E - 0 2  
CGS 5 9 0 . 6 3 6 E - 0 8  
C G D  7 1 0  0 . 5 8 5 E - 0 8  
C K  1 1  7 0 . 1 3 9 E - 0 9  
DG D 1 1  7 DGD 
DBS 12 6 DBS 
DBD 9 7 D B D  
M O S  1 3  5 9 9 M O S  L= l u  W= l u  
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Appendix B 
Bode Plot Codes (Matlab) 
B. l Code of Bode Plot of the Line-to-Output  T ransfer  Function 
0 = 0 . 4 8 3 ; 
Op= 1 - 0 ;  
R=2 3 ;  
Vg = 1 4 1 . 4 2 ; 
L 1 = 2 . 2 e - 3 ; 
Lo= 1 8 0 e - 6 ; 
C 1 = 4 7 e - 9 ; 
C o= 3 0 0 0 e - 6 ; 
T s = 2 0 e - 6 ; 
E f f = 0 . 9 4 4 ; 
K = 2 * R * C 1 / T s ; 
0 1 = ( ( E f f * K ) / ( 2 * Op ) ) * ( l + ( s q r t ( l + ( ( 4 * Op A 2 ) / ( E f f * K ) ) ) ) )  
Vo= ( O l / ( l - 0 + 0 1 ) ) *Vg ; 
I =Vo / R ;  
num= ( 0 1 / ( 1 - 0 + 0 1 ) ) ; 
den= [ ( L 1 * Lo * C 1 * C o /  ( ( 1 - D+ 0 1 ) A 2 ) ) ( L 1 * Lo * C o /  ( R * ( 1 - 0+ 0 1 ) A 2 ) ) 
( (  ( ( 0 1 A 2 ) * L 1 * C o + L 1 * C 1 ) / ( ( l - 0+ 0 1 ) A 2 ) ) + Lo * Co ) 
( ( ( 0 1 A 2 )  * L 1 /  ( R  * ( 1 - 0+ 0 1 ) A 2 )  ) + Lo / R )  1 ) ; 
T = t f ( num , den ) 
f re q= l o g s p a c e ( 1 , 5 , 1 0 0 ) ; 
n n = l e n g t h  ( f r e q ) ; 
[ mag_r a t i o , ph ) =bode ( T , f r e q ) ; 
t emp=2 0 * l og l O ( ma g_ra t i o ) ; 
mag_db= r e s hape ( t emp , [ 1  nn ) ) ;  
p h a s e = r e s h ape ( ph , [ 1  nn ) ) ;  
s ub p l o t  ( 2 1 1 )  
s emi l ogx ( f re q / ( 2 * p i ) , mag_db ) ; g r i d  
x l ab e l ( ' Freque n c y  ( H Z )  ' ) ; y l a be l ( ' Pha s e ( de g ) ' ) 
s ub p l o t  ( 2 1 2 )  
s emi l o g x ( f r e q / ( 2 * p i ) , ph a s e ) ; g r i d  
x l ab e l ( ' Frequ e n c y  ( H Z )  ' ) ; y l abe l ( ' Pha s e  ( de g )  ' )  
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A real cucuit i imulated u mg P pice 1 6.3 -pOO . Cad n e De:lgn \ :t m: In . 
as shown in Fig. A.2 . 
V;:'J..fl.. := 141 4 i/ @ FREO .: 50 Hz R 0 Z3 aov.. 
Fig. A.2 : Simulated proposed topology with real component u ing P pice 
Following are the in tructions used to simulate the topology: 
* B r i dge l e s s  Rect i f i e r  
* * * * * * * * * * * * * * * * * * * * * *  
Vs 1 6 s i n ( O  1 4 1 . 4 2  5 0  
Vdc 1 2 d c  OV 
L1 2 1 1 0  2 . 2 m  I C = O  
r l 1  1 1 0  3 2 0m 
L2 6 1 1 2 2 . 2 m  I C= O  
r l 2  1 1 2 7 2 0m 
C 1  3 1 1 3 4 7 n I C = O  
r c 1  1 1 3  0 5m 
C 2  7 1 1 4  4 7 n I C = O  
r c 2  1 1 4  0 5m 
Dp 0 6 DMO D  
O n  0 2 DMO D 
Do 0 4 DMOD 
Lo 4 1 1 5 1 8 0 u I C= O  
r I o  1 1 5  5 1 0m 
Co 5 1 1 6  3 0 0 0 u I C = O  
r c o  1 1 6  0 5m 
RL 5 0 2 3 . 0 4  
w i t h  DCVM B u c k Conve r t e r  ( Re a l ) * 
Topology 2 * * * * * * * * * *  * * *  * * * * *  * *  
o 0 0 )  
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Appendix C 
Derivations of the Formulae 
C. l I n put  Capacitor Voltage ( Fu nction of Time) 
( ) II II  V t = - f - - DT. ( I  C C ' 1 1 
= � (t - DTs ) 
I 
Substituting (t =1'.\ ) in eq. (C.2) 
J� \ f  = � (1 - D )r. 
I 
r r  = � D'Ts f Of C1 
C.2 Averaged I n p u t  and Output Voltages 
ViII equals the area of vc as shown in Fig. 3 .8 , 
Also Dj can be found from the same Fig . 3 .8 , 
D) = l - D = D' 
Substituting D 3 in �,, :  







The average voltage across the output inductor La, over one switching cycle, is zero. 
Hence, the average output voltage Va is equal to the average voltage across the input 
capacitor C1 only when the switch QI is closed. 
Then, 
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B.2 Code of Bode Plot of the  Con trol-to-Output Tran fer Funct ion 
0= 0 . · 8 3 ; 
DP= : - � i 
R=2 3 ;  
g = : 4 : . 4 2 ; 
::" 1 = 2 . 2 e - 3 ; 
Lo= 1 8 0 e - 6 ; 
C 1 = 4 7 e - 9 ; 
Co= 3 0 C O e - 6 ; 
T s = 2 0 e - 6 ; 
K=2 * R * C 1 / T s ; 
E f f= 0 . 9 4 4 ; 
0 1 =  ( ( E  f f * K )  1 ( 2  * Op ) ) * ( 1 + ( s q r t  ( 1 + ( ( 4  Op" 2 )  / ( E  f f * K )  ) ) ) ) 
Vc=Vg / ( 1 - 0+ 01 ) ; 
V= O l * V c ; 
I =V / R ; 
I 1 = ( 0 1 / ( 1 - 0 0 1 ) ) � I ; 
num= ! 0 1 / ( 1 - 0 + 0 1 ) ) * (  ( I 1 / ( 1 - 0 + 0 1 ) ) +Vc ) ; 
den= [ ( L 1 * Lo � C 1 * C o l  ( ( 1 - 0 + 0 1 ) " 2 ) ) ( L 1 * Lo * Co /  ( R * ( 1 - 0+ 0 1 ) " 2 ) ) 
( ( ( ( 0 1 " 2 ) * L  1 * C o +  L 1  * C l )  / ( ( 1 - 0+ 01 ) " 2 )  ) + Lo * C o ) 
( (  ( 0 1 " 2 ) * L 1 / ( R * ( 1 - 0+ 0 1 ) " 2 ) )  + Lo / R )  1 ] ; 
T=t f ( num , de n )  
f req=logspace ( l , 6 , 1 0 0 ) ; 
nn=lengt h ( f r e q ) ; 
[ mag_r a t i o , ph ] =bode ( T , f re q ) ; 
t emp= 2 0 * l og 1 0 ( mag r a t i o ) ; 
mag_db= r e sh ape ( t emp , [ 1  nn ) ) ;  
pha s e = re shape ( ph , [ 1  nn ] ) i 
subp l o t ( 2 1 1 )  
s em i l ogx ( f r e q / ( 2 * pi ) , mag_db ) ; g r i d  
x l abel ( ' Frequency ( H Z ) ' ) .i y l a b e l  ( ' Ma g n i t ude ( dB )  ' ) 
s ubp l o t ( 2 1 2 ) 
s emi l o gx ( f r e q / ( 2 * pi ) , pha s e ) ; g r i d  
x l abe l ( ' Frequ e n c y  ( H Z )  ' ) i y l a b e l ( ' Pha s e  ( de g ) ' ) 
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• Fir t tage (0  ::::: I ::::: DTr) :  
1" 1  = f�n - � I 
• econd stage (DT, ::::: t ::::: Tr) :  
(C. 1 6) 
(C. 1 7) 
(C. 1 8) 
(C. 1 8) 
(C.20) 
(C.2 1 )  
(C.22) 
(C.23 ) 
The input inductor voltage /vL (t)) is zero over one switching cycle. Substituting · \ � 
eqs. (C. 1 6) and (C.20) yields to: 
(V = 0) L1  l, (C.24) 
(C.25) 
(C.26) 
The output inductor voltage / v £.0 (t)) is zero over one switching cycle. Substituting • \ Ts 
eqs. (C. l 7) and (C.2 I )  yields to : 





• The charging current (iCi (t )) Ts through the input capacitor C, i s zero over one 
switching cycle. Substituting eqs. (C. 1 8 ) and (C.22) yields to: 
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) 
So we can find the ratio between the output voltage to the input ,·oltag by di, iding 
(C Q) 
( . 1 0) 
Further simpli fication, 
(C. l l )  
Substituting eq. (CA) in eq. (C.S) : 
(C . I 2) 
(C. 1 3 ) 
V2 can be written after substituting eq. (CA) in eq . (C.S) as fol lows, 
( . 1 4) 
(v2 (t )) = V2 = 21� Ts D' D! 
! 
(C. I S ) 
C.3 Large-S ignal  Analysis d uring CCVM 
There are two stages during CCVM. The charging current (ic (t )) To through the s 
input capacitor C1 is zero over one switching cycle Ts. Also, the inductors' voltages 
(VL (t)) T\ are zero over Ts as fol lows, 
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The input inductor voltage (v L l (t )) is zero over one switching cycle. Substituting · � 
eqs. (C.3 7), (C.4 l )  and (C ,46) yields to : 
v = �n CI D + D' 1 
(C .SO) 
(C.S l )  
(C .S2) 
The output inductor voltage (v w (t )) is zero over one switching cycle. Substituting • T1 
eqs. (C.3 8), (C.43 ) and (C,47) yields to: 
v = VO 
( I D 
(C .S3 ) 
(C.S4) 
(C.SS) 
The charging current ( ic , (t )).,. through the input capacitor C1 is zero over one • 's 




I( I = 0 T 
Thl yield to. 
I 1 = 1 - D Ie 
The charging current (icJt )) .,. through the output capacitor • 's 
switching cycle. Substituting eqs. (C. 1 9) and (C.23) yield to : 
C.4 Large-S ignal Analysis during DCVM:  
. : 1 )  
( 3 ':: ) 
( . :  3 )  




There are three stages during DCVM. The charging current ( i  ( (/ )) Ts through the 
input capacitor C, is zero over one switching cycle Ts. Also, the inductors' voltage 
(VI (/ )) 1 are zero over Ts· This is shown in the fol lowing equation : s 
• Second stage (D, Ts � I � DTs) :  






(CA l )  
(CA2) 
(CA3) 
The boundary condition between DCVM and CCVM is when D,=D, 
T' = �T D'D+ DT ' a ') C .s Cl � I 
C.6 E ffective In put Resistance 
From eq . (C.9), 
D + D'= D ( r:n ) and I I V ' o 
Di iding ViII i n eq. (C. 1 3 ) by hI, 
R = v'1I = T." D'(D'+ D ) /-eU I ? C I 1/1 - I 
R = T..., D'D ( V,n ) I-elf 2C I V I 0 
C.7 I n p u t  Energy Over H alf-Line Cycle 






(C.7 1 )  
(C.72) 
(G ·73 ) 
(C.74) 
(C.75) 
• The charging current (ico (t ))Ts through the output capa itor C J2 z�ro oyer one 
witching cycle. Sub tltuting eq . C-tO , (C-t:) and (C-t9) )ield_ to : 
( .60) 
(C.6 1 )  
C.S Averaged Steady-State for DCV1\ I  & CCY1\l ( I n put  and Output Voltaoe ) 
1 .  From the input circuit of Fig. 3 . 1 2  we can find the voltag loop equation a 
fol lows: 
Substituting eq. (C. 1 3 ), 
V = IT D'(D'+D )+ V (D'+D )  III 2 C, S I CI I 
The boundary condition between DCVM and CCVM is when D/=D, 
v:" = /� T.� D' (D'+D)+ V( I (D'+D) 
I 
But D ' +D=l , then, 




2. From the output circuit Fig. 3 . 1 2  we can find the voltage loop equation as 
fol lows: 
(C .66) 
Substituting eq. (C. 1 S) 
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� '  
olving for � ,  � 
Va 
_ 
7] K + -V - - 2 D,2 -I 
�) 7] K 17 K - = - -- + --
V 2 D'2 1r D'2 ( 
AI = 17 K) [ 1 +  ff2 D'2 - l J 
ff D'- 2 77 K 
C.9 Normal ized Discharging Time 
From eg . (C. l S) , 
I = 2 C] V, 
I T D' D  -S 1 
Substituting ' 11 and 12 in 7], 
Then, 
Substituting eg. (3 .4 1 ), 









(C.9 1 )  
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\Vhere m = 
T[ 
2C  V� Let J = J ,  Ts D'-
J TL J . ( TL ) J M ( TL ) J AI ( )  = -- - --sm 2 oJL - +--cos mL - --- co 0 2 4m L 2 m L 2 (JJ L 
J TL J AI J M J TL '2 J AI = -- - -- - -- = -- - --2 2 
e.S Voltage Conversion "Gain" Ratio in  DCVl \1  
Substituting eqs. (3 . 37) and (3 .38 ) in eq. (3 .39) we get, 
P 
77 = -° �TI 
(C .7 ) 
( .7 ) 
(C.79) 
( . 0) 
(C8 1 )  
However, the efficiency r; can be found from the relationship between the input energy 
E; and the output energy Eo as fol lows: 
(C.82) 
Substituting eq. ( 3 .4 1 ), 
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K ( 4D'2 J D = 77 r,le I + I + __ 2 D' K lJ (rIc 
2 D' D 4 D'2 -- - 1 = 1 +--'7 K( lIe lJ K( IlL 
4D'� D2 4D'D 4D'2 --- - + 1 = 1 +--
'7 2 Kerrc � '7 Kerrc lJ KCrlc 
K 2 Multiplying by lJ (rIC yields to: 
4D' 
But D+D '= l , then: 
C. 1 2  I n p u t  rms c u rrent 
Solving for II (rms) from eq. ( 3 .34) , 
2 C, V, Let J = 1 , then, 
Ts D'-
9 1  
(C .99) 
(C. 1 00) 
(C . I O I )  
(C. l 02 )  
(C. I 03 )  
(C. I 04 
(C. I 05) 
2 Y  ( TL _ 2 M  + M 2 �. _ 2 M ] TL 4 OJL 2 OJ/ 
(C. l 06) 
1 TJ K I' 0 D --D -TJn.. = I D' I 
sing the quadratic formula. 
Solving for D I with the ignorance of the negative ign in the normal ized di 'charge 
time formula. 
r;K ( 4D':! (TJ2 K"2 J J DJ =-+ -, -, , + TJK + 1  2D' TJ- K - 4D'-
D = TJK ( l + Jl +  4D" J 1 2 D' l] K 
C. l O  Normalized Discharging Time ( Function o f  Time) 
Solving eq. (e.9) for D}, 
D = D' ( Va J I v - v I 0 
Solving for the time variant function of dJ{t), 
C. l l  Kenc for Boundary Condition Between CCVM & DCVM 







(� [O (t )) r< = Lo d i �� )) rs = dl (t ) [(l'r (t )) rs - (VO (t ))rs J + d 2 (t ) [- (�'O (t )) rs J- d 3 (t ) 1"0 (t )) rs 
(C . I l 3 ) 
impl ifying the equation yield to 
( V In (I )) n = dl (/ )( v( (t )) Ts - (Va (t )) Tr 
C. 1 7  Averaging I n put  Capacitor 
Sub tituting ( .64). (3 .68) and (3 . 72), we get : 
Simplifying the equation yields to, 
(i, ) (I )) " = C) 
d ("(d�t )) 7, = (i) (t )) 1 , [1 - d(/ ) + d, (I )] - (i2 (t )) d) (t ) 
C. 1 S  Averaging  Output Capacitor 
Sub tituting (3 .65), (3 .69) and (3 .73 ), we get : 
(C. 1 1 4 ) 
(C. 1 1 5 ) 
(C. 1 1 6) 
(ie, (I)) n � Co d (1 '��1)) n � d, (I )[(i, (I))n - (l 'o�})" ] + d, (1 )[ (i, (I)) n _ (vo:})" ] 
+ d3 (1 )[(i,@n  _ (vo:})" ] 
(C. 1 l 7) 
S implifying the above equation yields to, 
(C. 1 1 8 ) 
C. 1 9  Linearization of the I n put I n du ctor 
Substituting eqs. of (3 .78) in to the nonlinear equation (3 . 74), 
(C . l 1 9) 
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CI j '  1 6  _ ll (rm ) = T D'� ( J - - if J/ + 4 \f 
/ 
) 
C. 1 3  Average Input  Power 
Solvmg the average input power over one-half cy Ie u ing eq . (c. 0). 
C. 1 4  Converter' Power Factor 
Substituting eqs. ( 3 .47) and (3 .48) in eq. ( 3 .46) Yield to. 
CI I :2
1 ( 1 - i ,\1) 1 - i '\1 
P F = 
Ts D'- 1[ 
= 1[ 
r� CI r� ( 12 -� Ai + 4A-12 J 11 _ ! ,V + 2Jvf2 
,, 2 Ts D'2 'J 1[ 'J 1[ 
C . I S  Averaging I nput I nductor 
Substituting eqs. ( 3 .62), ( 3 .66) and ( 3 . 70), we get : 
Simplifying the equation yields to 
Where, d3 (t) = 1 - d(t) 
Then, 
C. 1 6  Averaging Output I nductor 
Substituting eqs. ( 3 .63) , (3 .67) and ( 3 .7 1 ), we get : 
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( 1 07) 
(C . 1 0  ) 
( . 1 09 
(C. I l I ) 
(C. 1 1 2) 
The nonlinear 2nd order C tenn i ignored, ince it i ery smal l compared to the 
D components and to the 1 SI order tenn . AI 0, the 2nd order AC tenns contain the 
product of C quantitie which make them nonlinear because they involve the 
multipl ication of time-varying signal . Therefore, the abo e equation is expressed as, 
The re ulting DC tenn are 
The 1 SI order AC tenns ( l inear) are 
C.2 1 Linearization of the I n put Capacitor 
Substituting eqs. (3 .78 ) into the nonlinear equation (3 . 76), 
where 
C d V( = 0 
, dt 
Rearranging the equation yields 
c, [ 0 + d v�(t)J � I, (1 -D + D, ) - D, I, + [.1, (I) - J(I }jJ , + (1 -D + D, }� (l ) 
- D, i� (t ) - d, (t )12 + [d, (t ) - d(t )]� (t )- d, (t )i2 (t ) 
(C. l 26) 
(C. 1 27) 
(C. I 28 ) 
(C. 1 29) 
(C. 1 30) 
The nonlinear 2nd order AC tenns are ignored, since they are very small compared 
to the DC components and to the 1 51 order tenns. Also, the 2nd order AC tenns contain 
the product of AC quantities, which makes them nonlinear because they involve the 
multipl ication of time-varying signals. So, the above equation can be presented as, 
C, dv( (I ) = I, (1 - D + DJ- D, 12 + [d, (/ ) - d(t )]I, + ( 1 - D +  DJ� (t ) - D, � (t) - d, (t ) I2 � -
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where 
L d I . = 0 • dt 
Rearranging the equation yield 
d i 1 (t )] = �� - ( l -D + D. )Vc + -i\ (t - (l - D + D ); - (r )- [d\ (f - d(d]r -c dt 
- [dl (t ) - d(t )]1�( (t ) ( . 1 20) 
The nonlinear 2nd order AC terms are ignored. ince they are v ry mall compared 
to the DC components and to the 1 51 order C term . Also the 2nd ord r C tem1 
contain the product of as quantities, which makes them nonlinear becau e the lI1\'olv 
the multiplication of time-varying signal . Therefore. the above equation can be written 
as 
The resulting DC terms are 
The 1 sl order AC terms (l inear) are 
C.20 Linearization of the Output Inductor 
Substituting eqs. of (3 .78) in to the nonlinear equation (3 .7 5 ), 
where L d I 2 = 0 
/J dt 
Rearranging the equation yields 
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( . L  1 )  
(C. 1 22 ) 
( . 1 23 ) 
(C. 1 24) 
(C. 1 25 ) 
oh ing for \�o (s) :  
\�,, (s ) = {\ (s ) L s2 L C + s_o + 1 o 0 R L 
Then, sol ing the above equation for Vc (s) , 
(C. 1 38 ) 
(C. 1 39) 
(C. 1 40) 
Simplifying the equivalent circuit of Fig. 3 .25(c) gives the equivalent circuit of Fig. 
3 .26, 
Zeq = (SLo + (RL II -1-JJII DI2 sCo SCI 
Zeq = 
L s 2L C + s _o + 1 o (I R L 
1 C + ­o R I 
After further manipulations, the above equation yields 
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(C. 1 4 1 )  
(C. 1 42 ) 
(C. 1 43 ) 
The resulting DC term are 
The linearized 1 Sl order AC term are 
C.22 L inearization of the Output Capacitor 
Substituting eqs. (3 . 78 ) into the nonl inear equation (3 .77), 
Where, c d Vo = o 
o dt 
Rearranging the equation yields 
C d v 0 (t ) = J _ Vo + i (t ) _ Vo (t ) o dt 2 R 2 R L L 
The resulting DC terms are 
The linearized 1 5t order AC terms are 
C.23 L ine-to-Output T ransfer Function 
( 1 � 1 )  
( . 1 34) 
(C. l 3S ) 
( . 1 36) 
(C. 1 37) 
Applying the voltage divider technique to find the relation between V" (s) and v, (s) , 
in Fig. 3 .2S (c), 
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Control-to-Output Tran fer Function ( d(t ) - dependent c u rr e n t  
deacti ated) 
(C . 1 49) 
source 
The vol tage divider technique is applied to find the relation between Vo (s) and ,'\ (s) , 
onnal izing the above equation, and solving for .Ie (s) ,  
and substitute the above equation in eq. (3 .9 1 ), 
z = eq 
L s2 L C + s-o + l o 0 R D2 ____ ---'1"-.., _ //_1 
sC + _1_ SCI a R L 
Simplifying the above equation, 
Z � 
D,
' (S'L.C, + S� + lJ eq L C D2 s3L C C  + S2 _o_1 + s(D2C + C  )+ _1 0 1 0 R 1 0 I R L L 
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(C. l SO) 
(C. l S 1 )  
(C . l S2) 
(C. 1 S3) 
CC. 1 S4) 
(C. l SS) 
, r ' Ln J D - s - L  C - s -. - 1 I 0 0 RL-Z = , 
�q 3 ' L C , 
) 
DI-S L C C + r -- - s  D - C  , C  - -0 1 0  R 1 0  R L L 
( C . 1 44) 
The voltage diyider technique i appl ied to find the relation bet\\ een \� ( ) and \� ( ) . 
Substitution of Vc (s) yields 
Vo (s ) The expression for -::--
( ) becomes VI s 
VQ (s ) 
VI (s) 
Final ly, normal izing the above equation yields 
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(C. 1 45 ) 
(C. 1 -l6) 
D �  
o + Lt CJ+ s  t R, 
(C. 1 47) 
olving the above equation for '';l (s) ,  
Then, substitute the above equation i n eq . ( 3 .93 ), 
1 L s - L C + _0 + 1  n (} R DO -----","-- _ 11 -1-
sC + _1_ SCI " R /. 
Simplifying the above equation, 
D,2 (S 2 Lo Co + S �: + IJ 
Z = ------'------==------'-----:-eq L C D2 s 3L C C + S2 _0_1 + s (D2C + C )+ _1 0 1 0 R 1 0 I R L L 
(C. 1 6 1 ) 
(C. 1 62 ) 
(C. 1 63 )  
(C. 1 64) 
(C. 1 65) 
Apply the voltage divider technique to find the relation between d(s) and )�c (s) , 
(C. 1 66) 
Then, solve the above equation for �(�i to yield 
1 0 1  
Apply the voltage divider technique to find the relation between d 
( Dl J V * z 
vc (s) = d(s 
I - D -L DI 
c 2 eq 
( D 1 z + 1 sL <q I - D + Dl 1 
1� (s ) 
Solving for d(s )  yields 
l�JS ) D, (I - D + D, ) ��  
ilnd \ 
( 1 56) 
des ) 
0= s4L,LoC1Co + sJ L,�"CI + S' (DI2L,Cu + L,C1 + LoCo( l - D + D, r )+ S( D�L, + ; (1 - D + D, r )+ (1 - D +  DJ L I I 
( . 1 5  ) 
Finally, normalize the above equation to yield 
C.24 Control-to-Ou tput T ransfe r  Function ( d(t ) - dependent voltage source 
deactivated) 
The voltage divider technique is applied to find the relation between Vu (s) and 1�c (s) , 
(R 11_1 J 
v (s) = v (s) 
L seo 
o c ( 1 J sLo + RL lI-sCo 
Normal izing the above equation, and solving for Vo (s) , 
1 00 
(C. 1 60) 
�I = 2n I� C1 » D'Ts 
I J[ 'LC Th T «  - \} L I L- I en" D' 
oving for L" 
L = L, » _1 ( D' T\ )2 I • C ') 1 _ Jr 
C.26 Inductors Design ( Upper Li mit) 
(C. 1 73 ) 
(C. 1 74) 
(C. l 75 ) 
Upp r limits of L ,  and L2 depend on the reactances of LJ and L2, which must be less 
than the converter effective input resistance R,-e.ff , 
XLI « R,-eff (C. l 76) 
(C. l 77) 
(C. l 78) 
Assuming Va « V, 
(C. 1 79) 
C.27 Equ ivalent I nductor Design 
To maintain a constant output current during one switching cycle, the resonance 
time contact of the input capacitor C1 and the equivalent inductors Le must be much 
higher than the switch-on time. 
From Fig. 3 . 1 0, the switch-off time is expressed by, 
(C. 1 80) 
At resonance time, 
1 03 
{.,,(s ) _ D, I, 
J(s) 
-
(I - D � DAs 'L C. - �: 7 1] 7 'L L C, C  
v ( , ) = _____________________________ n�I_/�I ______ ���------�--------
d(\ ) ' ! l C C - f'l L.C, _ ' (D'f { � L C - L C (I - I) - l> y ) - ,( j),' I .. - I ( l - l> - D )' ) ( , - ! l - lJ ) \ "'1 .Jo I S RL � k I 13 ) I • - - I R R 
ormalize the above equation to yield 
( ) i·. (s) C d S = ---;;--( ) d S 'II }<O 
( . 1 69) 
The control-to-output G,,As) transfer function is the ummation of eq . (3 .92) and 
(3 .94), 
(C . 1 70) 
C.2S Inductors Design (Lower Limit) 
Lower l imits of LJ and L2: To avoid resonance with the input capacitors Cj and C2 
during switch-off time, the time constant of L /  and Cj must be greater than the 
switching-off time. 
From Fig. 3 . 1 0, the switch-off time is expressed by, 
(C. l 7 l )  
While at resonance time, 
(C. 1 72) 
1 02 
= Va 77 o 
\ '0 R, elf A/ 2 
1 05 
(C. 1 9 1 )  
(C. 1 92) 
(C . 1 93 )  
2J( .JL� C. 
Then, T « ---­D 
Solving for Le, 
1 ( D Ts )2 L » - --e C1 2 J( 
C.28 Output Inductor Current 
To find the output current iLort) as a function of time, 
2 . ( )  17 �  . 2 ( ) Iw t = S ill OJ t  
Vo R/ el  
V Multiplying by� , and substituting by eq. (3 .42), 
Va 
. ( )  
17 Va . 2 ( ) lLO t = 2 S ill (J) { M R, _ell 
C.29 Output Capacitor Design 
1 2 1 )  
(C. l 4) 
( . 1  5)  
(C. I 6) 
(C. l 8?) 
(C. l ) 
The output capacitor Co value, which is required to maintain a peak-peak output 
voltage ripple of 0.6% of Vo, and referring to eq . (4.9), is given by, 
(C. 1 89) 
(C. 1 90) 
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